# Supertex inc.

DRAIN

GATE

SOURCE

SOURCE

DRAIN

GATE

TO-243AA (SOT-89) (N8)

TO-92 (N3)



# **N-Channel Enhancement-Mode** Vertical DMOS FET

#### **Features**

- Low threshold (2.0V max.)
- High input impedance and high gain
- Free from secondary breakdown
- Low C<sub>ISS</sub> and fast switching speeds

#### Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

#### General Description

**Pin Configurations** 

ATE

TO-236AB (SOT-23) (K1)

SOURCE

DRAIN

DRAIN

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Ordering Information**

Device         TO-236AB (SOT-23)         TO-92         TO-243AA (SOT-89)         (V)         (max) (Ω)         (min) (A)         (max) (V)           TN5325         TN5325K1-G         TN5325N3-G         TN5325N8-G         250         7.0         1.2         2.0	Device		Package Options	$\mathbf{BV}_{\mathrm{DSS}}/\mathbf{BV}_{\mathrm{DGS}}$	$R_{DS(ON)}$	D <sub>D(ON)</sub>	$V_{GS(th)}$	
TN5325 TN5325K1-G TN5325N3-G TN5325N8-G 250 7.0 1.2 2.0	Device	TO-236AB (SOT-23)	TO-92			(IIIax)	(min) (A)	· · ·
	TN5325	TN5325K1-G	TN5325N3-G	TN5325N8-G	250	7.0	1.2	2.0



#### **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Distance of 1.6mm from case for 10 seconds.

# Product Marking



#### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous) <sup>≁</sup> (mA)	I <sub>D</sub> (pulsed) (A)	Power Dissipation @T <sub>A</sub> = 25°C (W)	θ <sub>jc</sub> (°C/W)	<b>θ</b> <sub>ja</sub> (°C/W)	l <sub>DR</sub> ⁺ (mA)	l <sub>DRM</sub> (A)
TO-236AB (SOT-23)	150	0.4	0.36	200	350	150	0.4
TO-92	215	0.8	0.74	125	170	215	0.8
TO-243AA (SOT-89)	316	1.5	1.6 <sup>‡</sup>	15	78 <sup>‡</sup>	316	1.5

Notes:

*†* I<sub>D</sub> (continuous) is limited by max rated T<sub>j</sub>.
 *‡* Mounted on FR5 Board, 25mm x 25mm x 1.57mm.

### Electrical Characteristics (T<sub>a</sub> = 25°C unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions			
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	250	-	-	V	V <sub>GS</sub> = 0V, Ι <sub>D</sub> = 100μA			
V <sub>GS(th)</sub>	Gate threshold voltage	0.6	-	2.0	V	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{mA}$			
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	-4.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{mA}$			
I <sub>GSS</sub>	Gate body leakage	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$			
		-	-	1.0	μA	$V_{_{\rm GS}}$ = 0V, $V_{_{\rm DS}}$ = 100V			
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	10	μΑ	$V_{GS}$ = 0V, $V_{DS}$ = Max Rating			
055		-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$			
	On-state drain current	0.6	-	-	A	$V_{_{ m GS}}$ = 4.5V, $V_{_{ m DS}}$ = 25V			
I <sub>D(ON)</sub>		1.2	-	-	A	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V			
D	Static drain-to-source	-	-	8.0	0	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 150mA			
R <sub>DS(ON)</sub>	on-state resistance	-	-	7.0	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0A			
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	1.0	%/°C	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 150mA			
G <sub>FS</sub>	Forward transductance	150	-	-	mmho	V <sub>DS</sub> = 25V, I <sub>D</sub> = 200mA			
C <sub>ISS</sub>	Input capacitance	-	-	110		V <sub>GS</sub> = 0V,			
C <sub>oss</sub>	Common source output capacitance	-	-	60	pF	$V_{DS} = 25V,$			
C <sub>RSS</sub>	Reverse transfer capacitance	-	-	23		f = 1.0MHz			
t <sub>d(ON)</sub>	Turn-on delay time	-	-	20					
t <sub>r</sub>	Rise timeTurn-off delay time		-	15	-	$V_{DD} = 25V,$			
t <sub>d(OFF)</sub>			-	25	ns	$I_{D} = 150 \text{mA},$ $R_{GEN} = 25\Omega$			
t,	Fall time	-	-	25					
V <sub>SD</sub>	Diode forward voltage drop	-	-	1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 200mA			
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 200mA			


#### Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit





## 3-Lead TO-236AB (SOT-23) Package Outline (K1) 2.90x1.30mm body, 1.12mm height (max), 1.90mm pitch



Symb	ol	Α	A1	A2	b	D	E	E1	е	e1	L	L1	θ						
Dimension (mm)	MIN	0.89	0.01	0.88	0.30	2.80	2.10	1.20	0.05	1.90 BSC		4.00			4.00	4.00	0.20†	0.54	<b>0</b> 0
	NOM	-	-	0.95	-	2.90	-	1.30	0.95 BSC		0.50 0.54 REF	0.54 REE	-						
	MAX	1.12	0.10	1.02	0.50	3.04	2.64	1.40	DOC		DOC	DOC	0.60		<b>8</b> 0				


JEDEC Registration TO-236, Variation AB, Issue H, Jan. 1999.


† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO236ABK1, Version C041309.

# 3-Lead TO-92 Package Outline (N3)





Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014†	.014 <sup>†</sup>	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.


\* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

# 3-Lead TO-243AA (SOT-89) Package Outline (N8)



Top View

Side View

Symbo	ol	Α	b	b1	С	D	D1	E	E1	е	e1	Н	L
Dimensions (mm)	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00†	1.50 BSC	1.50 3.00 BSC BSC	3.94	0.89
	NOM	-	-	-	-	-	-	-	-			-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29	200		4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

*†* This dimension differs from the JEDEC drawing

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version E051509.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2009 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.