

P-Channel Enhancement-Mode Vertical DMOS FET

Features

- Low threshold (-2.4V max.)
- ▶ High input impedance
- ► Low input capacitance (95pF typical)
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- ▶ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- ► General purpose line drivers
- ► Telecom switches

General Description

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

The Quad-Array package, 20-Lead SOW (WG), uses four independent DMOS transistors which provide four independent channels.

Ordering Information

Device	Package	Options	BV _{DSS} /BV _{DGS}	R _{DS(ON)}	I _{D(ON)}	V _{GS(th)}
	TO-92	20-Lead SOW	DSS' D DGS (V)	(max) (Ω)	(min) (A)	(max) (V)
TP0604	TP0604N3-G	TP0604WG-G	-40	2.0	-2.0	-2.4





-G indicates package is RoHS compliant ('Green')

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

* Distance of 1.6mm from case for 10 seconds.

Product Marking



YY = Year Sealed WW = Week Sealed _____ = "Green" Packaging

Package may or may not include the following marks: Si or

TO-92 (N3)

Pin Configurations





Product Marking

Top Marking

TP0604WG

LLLLLLLL

Bottom Marking

ccccccccc

YY = Year Sealed
WW = Week Sealed
A = Assembler ID
L = Lot Number
C = Country of Origin*
_____ = "Green" Packaging

*May be part of top marking

Package may or may not include the following marks: Si or 🌎

20-Lead SOW (WG)

Thermal Characteristics

Package	I _D (continuous) [†] (A)	I _D (pulsed) (A)	Power Dissipation @T _c = 25°C (W)	θ _{jc} (°C/W)	θ _{ja} (°C/W)	Ι _{DR} [†] (A)	I _{DRM} (A)
TO-92	-0.43	-4.2	1.0	125	170	-0.43	-4.2
20-Lead SOW	-0.6	-2.0	1.5	1	84	-0.6	-2.0

Notes:


Electrical Characteristics (T_A = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage	-40	-	-	V	$V_{GS} = 0V, I_{D} = -2.0 \text{mA}$
$V_{\rm GS(th)}$	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}$, $I_{D} = -1.0$ mA
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	-	-3.0	-4.5	mV/°C	$V_{GS} = V_{DS}$, $I_{D} = -1.0$ mA
I _{GSS}	Gate body leakage	-	-	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	-10	μΑ	$V_{GS} = 0V, V_{DS} = Max Rating$
I _{DSS}	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125$ °C
ı	ON-state drain current	-0.4	-0.6	-	Α	$V_{GS} = -5.0V, V_{DS} = -20V$
D(ON)	ON-State drain current	-2.0	-3.3	-	Α	$V_{GS} = -10V, V_{DS} = -20V$
D	Static drain-to-source on-state resistance	-	2.0	3.5	Ω	$V_{GS} = -5.0V, I_{D} = -250mA$
R _{DS(ON)}	Static diam-to-source on-state resistance	-	1.5	2.0	22	$V_{GS} = -10V, I_{D} = -1.0A$
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	1.2	%/°C	$V_{GS} = -10V, I_{D} = -1.0A$
G _{FS}	Forward transductance	400	600	-	mmho	$V_{DS} = -20V, I_{D} = -1.0A$
C _{ISS}	Input capacitance	-	95	150		$V_{GS} = 0V$,
C _{oss}	Common source output capacitance	-	85	120	pF	$V_{DS} = -20V,$
C _{RSS}	Reverse transfer capacitance	-	35	60		f = 1.0MHz
t _{d(ON)}	Turn-on delay time	-	5.0	8.0		V - 00V
t _r	Rise time Turn-off delay time		7.0	18		$V_{DD} = -20V,$ $I_{D} = -1.0A,$
t _{d(OFF)}			10	15	ns	$R_{GEN} = 25\Omega$
t _f	Fall time	-	6.0	19		GEN 2032
V _{SD}	Diode forward voltage drop	-	-1.3	-2.0	V	$V_{GS} = 0V, I_{SD} = -1.5A$
t _{rr}	Reverse recovery time	-	300	-	ns	$V_{GS} = 0V, I_{SD} = -1.5A$

Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulsed test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit





Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com


[†] I_D (continuous) is limited by max rated T_i .


Typical Performance Curves



















Typical Performance Curves (cont.)

















3-Lead TO-92 Package Outline (N3)





Front View

Side View



Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 [†]	.014 [†]	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 [†]	.022 [†]	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

Drawings not to scale.


Supertex Doc.#: DSPD-3TO92N3, Version E041009.

^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.

20-Lead SOW (Wide Body) Package Outline (WG)

12.80x7.50mm body, 2.65mm height (max), 1.27mm pitch



Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol		Α	A1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	2.15*	0.10	2.05	0.31	12.60*	9.97*	7.40*		27	0.40	1.40 0.25 REF BSC		0 0	5 °
	NOM	-	-	-	-	12.80	10.30	7.50	1.27 BSC		-			-	-
	MAX	2.65	0.30	2.55*	0.51	13.00*	10.63*	7.60*		0.75	1.27			8 º	15°

JEDEC Registration MS-013, Variation AC, Issue E, Sep. 2005.

Drawings are not to scale.

Supertex Doc. #: DSPD-20SOWWG, Version D041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex Inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex Inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex Inc.** (website: http://www.supertex.com)

©2010 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.