

Features

- Free from secondary breakdown
- ► Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- ► Integral source-drain diode
- High input impedance and high gain

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

General Description

This enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

			Package	Options		BV _{DSS} /BV _{DGS}	R _{DS(ON)}	$V_{_{GS(th)}}$
D	evice	TO-92	14-Lead PDIP	TO-243AA (SOT-89)	Die*	(V)	max (Ω)	max (V)
1	N3205	VN3205N3-G	VN3205P-G	VN3205N8-G	VN3205ND	50	0.3	2.4

⁻G indicates package is RoHS compliant ('Green')

^{*} MIL visual screening available.






Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configurations



^{*} Distance of 1.6mm from case for 10 seconds.

Product Markings

SiVN 3 2 0 5 YYWW

YY = Year Sealed WW = Week Sealed _____ = "Green" Packaging

Package may or may not include the following marks: Si or 🌎

TO-92 (N3)

VN2LW

W = Code for week sealed
_____ = "Green" Packaging

Package may or may not include the following marks: Si or

TO-243AA (SOT-89) (N8)



YY = Year Sealed
WW = Week Sealed
L = Lot Number
C = Country of Origin*
A = Assembler ID*
_____ = "Green" Packaging
*May be part of top marking

Package may or may not include the following marks: Si or

14-Lead PDIP (P)

Thermal Characteristics

Package	I _D (continuous) [*] (A)	I _D (pulsed) (A)	Power Dissipation @T _c = 25°C (W)	θ _{jc} (°C/W)	θ _{ja} (°C/W)	† _{DR} (A)	I _{DRM} (A)
TO-92	1.2	8.0	1.0	125	170	1.2	8.0
14-Lead PDIP	1.5	8.0	3.0 [†]	41.6 [†]	83.3 [†]	1.5	8.0
TO-243AA	1.5	8.0	1.6 (T _A = 25°)	15	78‡	1.5	8.0

Notes:

- * I_D (continuous) is limited by max rated $T_{.p}$, $T_{A} = 25^{\circ}$ C.
- † Total for package.
- # Mounted on FR5 board, 25mm x 25mm x 1.57mm.

Electrical Characteristics (T_A = 25°C unless otherwise specified)

Sym	Change in V _{GS(th)} with temperature Gate body leakage current Zero gate voltage drain current On-state drain current		Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdov	vn voltage	50	-	-	V	$V_{GS} = 0V, I_D = 10mA$
$V_{\rm GS(th)}$	Gate threshold voltage		0.8	-	2.4	V	$V_{GS} = V_{DS}, I_{D} = 10mA$
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with tem	perature	_	-4.3	-5.5	mV/°C	$V_{GS} = V_{DS}, I_{D} = 10mA$
I _{GSS}	Gate body leakage curre	nt	_	1.0	100	nA	$V_{GS} = \pm 20V$, $V_{DS} = 0V$
	Zoro gato voltago drain o	-	-	10	μA	$V_{GS} = 0V,$ $V_{DS} = Max Rating$	
DSS	Zero gate voltage drain c	urrent	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125^{\circ}C$
I _{D(ON)}	On-state drain current		3.0	14	-	Α	$V_{GS} = 10V, V_{DS} = 5.0V$
		TO-92 and PDIP	-	-	0.45		$V_{GS} = 4.5V, I_{D} = 1.5A$
Ь	Static drain-to-source	TO-243AA	_	-	0.45	Ω	$V_{GS} = 4.5V, I_{D} = 0.75A$
R _{DS(ON)}	on-state resistance	TO-92 and PDIP	_	-	0.3	12	$V_{GS} = 10V, I_{D} = 3.0A$
		TO-243AA	-	-	0.3		V _{GS} = 10V, I _D = 1.5A
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with ter	mperature	-	0.85	1.2	%/°C	$V_{GS} = 10V, I_{D} = 3.0A$
G _{FS}	Forward transconductand	ce	1.0	1.5	-	mho	V _{DS} = 25V, I _D = 2.0A


Electrical Characteristics (cont.) (T_A = 25°C unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions			
C _{iss}	Input capacitance	_	220	300		V = 0V			
C _{oss}	Common source output capacitance	-	70	120	pF	$V_{GS} = 0V,$ $V_{DS} = 25V,$ f = 1.0MHz			
C _{RSS}	Reverse transfer capacitance	-	20	30		f = 1.0MHz			
t _{d(ON)}	Turn-on delay time	-	-	10					
t,	Rise time	-	-	15		V _{DD} = 25V,			
t _{d(OFF)}	Turn-off delay time	_	-	25	ns	$V_{DD} = 25V,$ $I_{D} = 2.0A,$ $R_{GEN} = 10\Omega$			
t,	Fall time	-	-	25		GLIV			
V _{SD}	Diode forward voltage drop	-	-	1.6	V	V _{GS} = 0V, I _{SD} = 1.5A			
t _{rr}	Reverse recovery time	_	300	-	ns	V _{GS} = 0V, I _{SD} = 1.0A			

Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.


Switching Waveforms and Test Circuit








Typical Performance Curves



















Typical Performance Curves (cont.)

















3-Lead TO-92 Package Outline (N3)





Front View

Side View



Symb	ol	Α	b	С	D	E	E1	е	e1	L
	MIN	.170	.014 [†]	.014 [†]	.175	.125	.080	.095	.045	.500
Dimensions (inches)	NOM	1	-	-	1	-	-	-	-	-
()	MAX	.210	.022 [†]	.022 [†]	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.


Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.

3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbo	ol	Α	b	b1	С	D	D1	Е	E1	е	e1	Н	L
Dimensions (mm)	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00 [†]			3.94	0.89
	NOM	-	-	-	-	-	-	-	-	1.50 BSC	3.00 BSC	-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29	200	200	4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.


† This dimension differs from the JEDEC drawing

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version E051509.

14-Lead PDIP (.300in Row Spacing) Package Outline (P)

.750x.250in body, .210in height (max), .100in pitch



Note:

A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	A1	A2	b	b1	D	D1	E	E1	е	eА	еВ	L
	MIN	.130*	.015	.115	.014	.045	.735	.065 [†]	.290 [†]	.240			.300*	.115
Dimension (inches)	NOM	-	-	.130	.018	.060	.750	-	.310	.250	.100 BSC	.300 BSC	-	.130
(mones)	MAX	.210	.035*	.195	.023 [†]	.070	.810 [†]	.085*	.325	.280		200	.430	.150

JEDEC Registration MS-001, Variation AA, Issue D, June, 1993.

Drawings not to scale.

Supertex Doc. #: DSPD-14DIPP, Version B041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2009 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.