

Features

- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Normally-on switches
- Solid state relays
- Converters
- Linear amplifiers
- Constant current sources
- Battery operated systems
- Telecom

General Description

The DN2470 is a low threshold depletion-mode (normally-on) transistor utilizing an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FET is ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

Device	Package TO-252 (D-PAK)	BV _{DSX} /BV _{DGX} (V)	R _{DS(ON)} (max) (Ω)	I _{DSS} (typ) (mA)
DN2470	DN2470K4-G	700	42	500





Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSX}
Drain-to-gate voltage	BV _{DGX}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Package



TO-252 (D-PAK) (K4)

Product Marking



YY = Year Sealed WW = Week Sealed L = Lot Number _= "Green" Packaging

Package may or may not include the following marks: Si or

Thermal Characteristics

Package	l _D (continuous) [†] (mA)	I _D (pulsed) (mA)	Power Dissipation @T _A = 25°C (W) 2.5‡	θ _{jc} (°C/W)	θ _{ja} (°C/W)	† (mA)	l _{DRM} (mA)
TO-252	170	500	2.5 [‡]	6.25	50 [‡]	170	500

Notes:

- † I_D (continuous) is limited by max rated T_i of 150°C.
- # Mounted on FR4 board, 25mm x 25mm x 1.57mm


Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions			
BV _{DSX}	Drain-to-source breakdown voltage	700	-	-	V	$V_{GS} = -5.0V, I_{D} = 100\mu A$			
V _{GS(OFF)}	Gate-to-source off voltage	-1.5	-	-3.5	V	$V_{DS} = 25V, I_{D} = 10\mu A$			
$\Delta V_{GS(OFF)}$	Change in V _{GS(OFF)} with temperature	-	-	-4.5	mV/°C	$V_{DS} = 25V, I_{D} = 10\mu A$			
I _{GSS}	Gate body leakage current	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$			
		-	-	1.0	μA	$V_{GS} = -10V$, $V_{DS} = Max rating$			
l _{D(OFF)}	Drain-to-source leakage current	-	-	1.0	mA	$V_{GS} = -10V, T_A = 125^{\circ}C,$ $V_{DS} = 0.8 \text{ Max Rating}$			
I _{DSS}	Saturated drain-to-source current	-	500	-	mA	$V_{GS} = 0V, V_{DS} = 25V$			
R _{DS(ON)}	Static drain-to-source on-state resistance	-	-	42	Ω	V _{GS} = 0V, I _D = 100mA			
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	1.1	%/°C	$V_{GS} = 0V, I_{D} = 100mA$			
G _{FS}	Forward transconductance	100	-	-	mmho	$V_{DS} = 10V, I_{D} = 100mA$			
C _{ISS}	Input capacitance	-	-	540		\\ - 40\\ \\ - 25\\			
C _{oss}	Common source output capacitance	-	-	60	pF	$V_{GS} = -10V, V_{DS} = 25V,$ f = 1.0MHz			
C _{RSS}	Reverse transfer capacitance	-	-	25					
t _{d(ON)}	Turn-on delay time	-	-	30					
t _r	Rise time	-	-	45	no	V _{DD} = 25V,			
t _{d(OFF)}	Turn-off delay time	-	-	45	ns	$\begin{vmatrix} I_D = 100 \text{mA}, \\ R_{GEN} = 25\Omega, \end{vmatrix}$			
t _f	Fall time	-	-	60		GEN - ,			
V _{SD}	Diode forward voltage drop	-	-	1.8	V	V _{GS} = -5.0V, I _{SD} = 200mA			
t _{rr}	Reverse recovery time	-	800	-	ns	V _{GS} = -5.0V, I _{SD} = 200mA			

Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





3-Lead TO-252 (D-PAK) Package Outline (K4)



Note:

1. Although 4 terminal locations are shown, only 3 are functional. Lead number 2 was removed.

Symb	ol	Α	A1	b	b2	b3	c2	D	D1	Е	E1	е	Н	L	L1	L2	L3	L4	L5	θ	θ1
Dimen-	MIN	.086	.000*	.025	.030	.195	.018	.235	.205	.250	.170		.370	.055			.035	.025*	.035 [†]	00	00
sion	NOM	-	-	-	-	-	-	.240	-	-	-	.090 BSC	-	.060	.108 REF	.020 BSC	-	-	-	-	-
(inches)	MAX	.094	.005	.035	.045	.215	.035	.245	.217*	.265	.200*		.410	.070			.050	.040	.060	10º	15º

JEDEC Registration TO-252, Variation AA, Issue E, June 2004.

Drawings not to scale.

Supertex Doc. #: DSPD-3TO252K4, Version F040910.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.