International TOR Rectifier

IRF640S/LPbF


HEXFET® Power MOSFET


- Surface Mount (IRF640S)
- Low-profile through-hole (IRF640L)
- Available in Tape & Reel (IRF640S)
- Dynamic dv/dt Rating
- 150°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free


Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combinations of fast switching , ruggedized device design, low on-resistance and cost-effectiveness.

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application. The through-hole version (IRF640L) is available for low-profile applications.







Absolute Maximum Ratings

	Parameter	Max.	Units	
D @ T _C = 25°C Continuous Drain Current, V _{GS} @ 10V®		18		
I _D @ T _C = 100°C	Continuous Drain Current, VGS @ 10VS	11	A	
I _{DM}	Pulsed Drain Current ①⑤	72		
P _D @T _A = 25°C	Power Dissipation	3.1	W	
P _D @T _C = 25°C	Power Dissipation	130	W	
	Linear Derating Factor	1.0	W/°C	
V _{GS}	Gate-to-Source Voltage	± 20	V	
E _{AS}	Single Pulse Avalanche Energy@⑤	580	mJ	
IAR	Avalanche Current®	18	А	
E _{AR}	Repetitive Avalanche Energy®	13	mJ	
dv/dt	Peak Diode Recovery dv/dt 3 5	5.0	V/ns	
Tj	Operating Junction and	-55 to + 175		
T _{STG}	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)		

Thermal Resistance

	Parameter	Тур.	Max.	Units
R ₀ JC	Junction-to-Case		1.0	
R _{θJA}	Junction-to-Ambient (PCB Mounted, steady-state)**	-	40	- °C/W

3/16/04

www.vishay.com

1

Document Number: 91037

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	200	_		V	$V_{GS} = 0V, I_D = 250\mu A$
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	_	0.29		V/°C	Reference to 25°C, ID = 1mA®
R _{DS(on)}	Static Drain-to-Source On-Resistance	-	_	0.18	Ω	V _{GS} = 10V, I _D = 11A ④
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
g _{fs}	Forward Transconductance	6.7			S	V _{DS} = 50V, I _D = 11AS
I _{DSS}	Drain-to-Source Leakage Current	_	-	25	μА	V _{DS} = 200V, V _{GS} = 0V
DSS	Diali No-Source Leakage Guilerit	-	-	250	μA	V _{DS} = 160V, V _{GS} = 0V, T _J = 125°C
1	Gate-to-Source Forward Leakage	_	_	100	0	$V_{GS} = 20V$
IGSS	Gate-to-Source Reverse Leakage	_		-100	nA -	$V_{GS} = -20V$
Qg	Total Gate Charge	,—-	-	70		I _D = 18A
Qgs	Gate-to-Source Charge	_	-	13	nC	V _{DS} =160V
Qgd	Gate-to-Drain ("Miller") Charge	_	125-05	39		V _{GS} = 10V, See Fig. 6 and 13 @ ⑤
t _{d(on)}	Turn-On Delay Time		14	-		V _{DD} =100V
tr	RiseTime	_	51	-	2424	$I_D = 18A$
t _{d(off)}	Turn-Off Delay Time	_	45	-	ns	$R_G = 9.1\Omega$
t _f	FallTime	-	36	-		R _D = 5.4Ω, See Fig. 10 ④ ⑤
L _S	Internal Source Inductance	-	7.5	-	nH	Between lead, and center of die contact
C _{iss}	Input Capacitance		1300			V _{GS} = 0V
Coss	Output Capacitance	_	430		pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		130	_	0.30	f = 1.0MHz, See Fig. 5©

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)			18		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①⑤		_	72	A	integral reverse p-n junction diode.
V _{SD}	Diode Forward Voltage			2.0	V	T _J = 25°C, I _S = 18A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time		300	610	ns	T _J = 25°C, I _F = 18A
Qrr	Reverse Recovery Charge		3.4	7.1	μC	di/dt = 100A/μs ④ ⑤
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ④ Pulse width ≤ 300µs; duty cycle ≤ 2%.
- $^{\circ}$ V_{DD} = 50V, starting T_J = 25°C, L = 2.7mH R_G = 25 Ω , I_{AS} = 18A. (See Figure 12)
- © Uses IRF640 data and test conditions
- $\ \Im \ I_{SD} \leq 18A, \ di/dt \leq 150A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 150^{\circ}C$
- ** When mounted on 1" square PCB (FR-4 or G-10 Material).
 For recommended footprint and soldering techniques refer to application note #AN-994.

Document Number: 91037

www.vishay.com




Fig 1. Typical Output Characteristics, $T_J = 25^{\circ}C$




Fig 2. Typical Output Characteristics, $T_{J} = 175^{\circ}C$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage





Fig 8. Maximum Safe Operating Area



·V_{DD} 10V Pulse Width ≤ I µs Duty Factor ≤ 0.1 %

Fig 10a. Switching Time Test Circuit




Fig 9. Maximum Drain Current Vs. Case Temperature

Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Document Number: 91037


www.vishay.com




Document Number: 91037

International TOR Rectifier

D²Pak Package Outline




D²Pak Part Marking Information (Lead-Free)




Document Number: 91037 www.vishay.com

TO-262 Package Outline




TO-262 Part Marking Information




Document Number: 91037 www.vishay.com

D²Pak Tape & Reel Infomation

Dimensions are shown in millimeters (inches)





Data and specifications subject to change without notice.

International Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

03/04

Document Number: 91037 www.vishay.com



Vishay

Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier[®], IR[®], the IR logo, HEXFET[®], HEXSense[®], HEXDIP[®], DOL[®], INTERO[®], and POWIRTRAIN[®] are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.

Document Number: 99901 www.vishay.com
Revision: 12-Mar-07 1