
# International IOR Rectifier

## IRF640PbF

#### HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead-Free




$$V_{DSS} = 200V$$
 $R_{DS(on)} = 0.18\Omega$ 
 $I_D = 18A$ 

#### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



#### **Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, VGS @ 10 V	18	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, VGS @ 10 V	11	A
Ірм	Pulsed Drain Current ①	72	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	125	W
	Linear Derating Factor	1.0	. W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V
Eas	Single Pulse Avalanche Energy ②	580	mJ
IAR	Avalanche Current ①	18	A
EAR	Repetitive Avalanche Energy ①	13	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
TJ	Operating Junction and	-55 to +150	
Tstg	Storage Temperature Range		∘C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

#### **Thermal Resistance**

	Parameter	Min.	Тур.	Max.	Units
Reuc	Junction-to-Case			1.0	
Recs	Case-to-Sink, Flat, Greased Surface	_	0.50	_	°C/W
Reva	Junction-to-Ambient			62	

1/8/04 www.vishay.com

# IRF640PbF

#### Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

V(gR)DSS         Drain-to-Source Breakdown Voltage         200         —         Ψ         V V <sub>GS</sub> =0V, I <sub>D</sub> = 250μA           ΔV(gR)DSS/ΔTJ         Breakdown Voltage Temp. Coefficient         —         0.29         —         V/°C         Reference to 25°C, I <sub>D</sub> = 1m/s           RDS(on)         Static Drain-to-Source On-Resistance         —         0.18         Ω         V <sub>GS</sub> =10V, I <sub>D</sub> =11A ④           V <sub>GS</sub> (th)         Gate Threshold Voltage         2.0         —         4.0         V         V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250μA           gfs         Forward Transconductance         6.7         —         S         V <sub>DS</sub> =50V, I <sub>D</sub> =11A ④           I <sub>DSS</sub> Drain-to-Source Leakage Current         —         —         250         μA           I <sub>GSS</sub> Gate-to-Source Forward Leakage         —         —         100         nA           I <sub>GSS</sub> Gate-to-Source Reverse Leakage         —         —         -100         nA           Q <sub>g</sub> Total Gate Charge         —         —         70         NC         V <sub>DS</sub> =160V           Q <sub>g</sub> Gate-to-Source Charge         —         —         13         nC         V <sub>DS</sub> =160V           Q <sub>g</sub> Gate-to-Drain ("Miller") Charge         —         —         39		Parameter	Min.	Тур.	Max.	Units	Test Conditions	
Rosign   Static Drain-to-Source On-Resistance   —   —   0.18   Ω   V <sub>GS</sub> =10V, I <sub>D</sub> =11A ⊕   V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250µA	V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	200		- 100	V	V <sub>GS</sub> =0V, I <sub>D</sub> = 250μA	
Vas(h)   Gate Threshold Voltage   2.0   - 4.0   V   V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250µA		Breakdown Voltage Temp. Coefficient	_	0.29	_	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA	
Vas(h)   Gate Threshold Voltage   2.0     4.0   V   V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250µA			_	_	0.18	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =11A ④	
Forward Transconductance   6.7		Gate Threshold Voltage	2.0	_	4.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250μA	
Drain-to-Source Leakage Current   — — — — — — — — — — — — — — — — — —	g <sub>fs</sub>	Forward Transconductance	6.7		- —	S	V <sub>DS</sub> =50V, I <sub>D</sub> =11A ④	
Gate-to-Source Forward Leakage   — — 100   Total Gate Charge   — — 1100   — —   Total Gate Charg	less.	Drain to Source Leakage Current		_	25		V <sub>DS</sub> =200V, V <sub>GS</sub> =0V	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	IDSS	Diam-to-Source Leakage Ourient	_		250	μΑ	V <sub>DS</sub> =160V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C	
Gate-to-Source Reverse Leakage   —   — -100   V <sub>GS</sub> =-20V     Qg	1	Gate-to-Source Forward Leakage			100	nΛ	V <sub>GS</sub> =20V	
Qgs         Gate-to-Source Charge         —         —         13         nC         V <sub>DS</sub> =160V           Qgd         Gate-to-Drain ("Miller") Charge         —         —         39         V <sub>DS</sub> =160V         V <sub>S</sub> =10V See Fig. 6 and 13           V <sub>DD</sub> =100V         V <sub>DD</sub> =100V         V <sub>DD</sub> =100V         V <sub>DD</sub> =100V         V <sub>DD</sub> =18A         V <sub>DD</sub> =18A         R <sub>G</sub> =9.1Ω         R <sub>D</sub> =5.4Ω See Figure 10 @         R <sub>D</sub> =5	IGSS	Gate-to-Source Reverse Leakage	_	<u> </u>	-100	11/2	V <sub>GS</sub> =-20V	
Qgd   Gate-to-Drain ("Miller") Charge   — 39   V <sub>GS</sub> =10V See Fig. 6 and 13   V <sub>DD</sub> =100V	Qg	Total Gate Charge			70		I <sub>D</sub> =18A	
td(on)         Turn-On Delay Time         —         14         —         VDD=100V           tr         Rise Time         —         51         —         ns         ID=18A         RG=9.1Ω         RG=9.1Ω         RG=9.1Ω         RD=5.4Ω         See Figure 10 €         RD=5.4Ω         RD=5.4Ω         See Figure 10 €         RD=5.4Ω         See Figure 10 € <td>Qgs</td> <td>Gate-to-Source Charge</td> <td></td> <td></td> <td>13</td> <td>nC</td> <td colspan="2">V<sub>DS</sub>=160V</td>	Qgs	Gate-to-Source Charge			13	nC	V <sub>DS</sub> =160V	
tr         Rise Time         —         51         —         ns         I <sub>D</sub> =18A         R <sub>G</sub> =9.1Ω         R <sub>G</sub> =9.1Ω         R <sub>G</sub> =9.1Ω         R <sub>D</sub> =5.4Ω         See Figure 10 @         R <sub>D</sub> =6.2	Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	_		39		V <sub>GS</sub> =10V See Fig. 6 and 13 @	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>d(on)</sub>	Turn-On Delay Time		14			V <sub>DD</sub> =100V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	tr	Rise Time		51		ne	I <sub>D</sub> =18A	
L <sub>D</sub> Internal Drain Inductance — 4.5 — nH Between lead, 6 mm (0.25in.) from package and center of die contact  C <sub>iss</sub> Input Capacitance — 1300 — V <sub>GS</sub> =0V  C <sub>Oss</sub> Output Capacitance — 430 — pF V <sub>DS</sub> =25V	t <sub>d(off)</sub>	Turn-Off Delay Time	_	45			R <sub>G</sub> =9.1Ω	
Lo Internal Drain Inductance — 4.5 — Harmonic — 4.5 — Internal Source Inductance — 7.5 — Internal Source Inductance — 7.5 — Harmonic — 1300 — Value —	t <sub>f</sub>	Fall Time		36			R <sub>D</sub> =5.4Ω See Figure 10 @	
Ls Internal Source Inductance — 7.5 — and center of die contact  Ciss Input Capacitance — 1300 — VGS=0V  Coss Output Capacitance — 430 — pF VDS=25V	L <sub>D</sub>	Internal Drain Inductance		4.5	_	nH	6 mm (0.25in.)	
Coss Output Capacitance - 430 - pF V <sub>DS</sub> =25V	Ls	Internal Source Inductance	_	7.5	_	101	and center of	
7003	C <sub>iss</sub>	Input Capacitance	_	1300	_		V <sub>GS</sub> =0V	
C <sub>rss</sub> Reverse Transfer Capacitance — 130 — f=1.0MHz See Figure 5	Coss	Output Capacitance		430		pF.	V <sub>DS</sub> =25V	
	Crss	Reverse Transfer Capacitance		130	_		f=1.0MHz See Figure 5	

#### **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)			18	A	MOSFET symbol showing the
Ism	Pulsed Source Current (Body Diode) ①			72	_ ^	integral reverse p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage		_	2.0	V	T <sub>J</sub> =25°C, I <sub>S</sub> =18A, V <sub>GS</sub> =0V @
t <sub>rr</sub>	Reverse Recovery Time		300	610	ns	T <sub>J</sub> =25°C, I <sub>F</sub> =18A
Q <sub>rr</sub>	Reverse Recovery Charge		3.4	7.1	μС	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

#### Notes

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- $\begin{tabular}{ll} @ I_{SD} \le 18A, & $di/dt \le 150A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, \\ $T_{J} \le 150 ^{\circ}C$ \end{tabular}$
- $^{\circ}$  V<sub>DD</sub>=50V, starting T<sub>J</sub>=25°C, L=2.7mH R<sub>G</sub>=25 $\Omega$ , I<sub>AS</sub>=18A (See Figure 12)
- ④ Pulse width ≤ 300  $\mu$ s; duty cycle ≤2%.

Document Number: 91036




Fig 1. Typical Output Characteristics, Tc=25°C




Fig 2. Typical Output Characteristics, T<sub>C</sub>=150°C





Fig 3. Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance Vs. Temperature

Document Number: 91036




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

Document Number: 91036

## IRF640PbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Document Number: 91036




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1505

Appendix B: Package Outline Mechanical Drawing - See page 1509

Appendix E: Optional Leadforms - See page 1525




Document Number: 91036

### IRF640PbF

### TO-220AB Package Outline

Dimensions are shown in millimeters (inches)




# TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19, 1997 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

01/04

Document Number: 91036 www.vishay.com

7



Vishay

### **Notice**

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier<sup>®</sup>, IR<sup>®</sup>, the IR logo, HEXFET<sup>®</sup>, HEXSense<sup>®</sup>, HEXDIP<sup>®</sup>, DOL<sup>®</sup>, INTERO<sup>®</sup>, and POWIRTRAIN<sup>®</sup> are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.

Document Number: 99901 www.vishay.com
Revision: 12-Mar-07 1