## Data Sheet

## Description

APDS-9702 is a signal conditioning IC that enhances the performance and robustness of the optical sensors used for proximity or object detection.
APDS-9702 is a single chip solution that consists of an $I^{2} \mathrm{C}$ Write function, oscillation circuit, LED driver circuit and sunlight cancellation circuit integrated into a single chip. APDS-9702 has artificial light immunity and is also operational under the sun. Design flexibility is optimized as APDS-9702 can be paired up with an integrated proximity sensor or discrete pair solution.

APDS-9702 can be disabled to maximize power savings and battery life in applications such as portable or bat-tery-operated devices. The LED current of the optical proximity sensors can be configured to different levels using a limiting resistor at the LEDA pin. APDS-9702 also provides user options in frequency, suitable burst rate, comparator threshold setting and burst off period that can reduce power consumption. These low power consumption features makes it also ideal for low power mobile and handheld devices.

APDS-9702 is capable of operating at voltage supply ranging from 2.4 V to 3.6 V . APDS-9702 has two separate output pins for analog and digital outputs. This provides flexibility to use either the analog or digital output (or both) depending on the requirements of the application.
The device is packaged in 8-pin QFN package measuring $0.55 \mathrm{~mm}(\mathrm{H}) \times 2 \mathrm{~mm}(\mathrm{~W}) \times 2 \mathrm{~mm}(\mathrm{~L})$.

Ordering Information

| Part Number | Packaging | Quantity |
| :--- | :--- | :--- |
| APDS-9702-020 | Tape \& Reel | 2500 per reel |

## Application Support Information

The Application Engineering Group is available to assist you with the application design associated with APDS-9702 module. You can contact them through your local sales representatives for additional details.

## Features

- Low power consumption
- Internal oscillation circuit to drive LED in pulse mode
- Low shut down current
- External LED drive-current control
- Complete shutdown mode
- Low shutdown current
- Supply voltage : 2.4 V to 3.6 V
- Operational in sunlight conditions up to 100klux(with HSDL-9100)
- Artificial light immunity
- Analog \& Digital output available
- Built in comparator for digital output
- Digital output remains Low during object detected.
- Wide bandwidth Trans-impedance amplifier
- External capacitor and resistor for integration and gain controls
- Flexibility to enhance detection distance up to 200 mm with HSDL-9100 or further with external discrete pair
- Small $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ QFN 8-pin package
- Design flexibility to pair with Avago Proximity Sensors or discrete pair solution
- Lead-free \& RoHS Compliant


## Applications

- PDA and mobile phones
- Digital Camera
- Portable and Handheld devices
- Personal Computers/Notebooks
- Amusement/Games/Vending Machines
- Industrial Automation
- Contactless Switches
- Sanitary Automation


## APDS-9702 Block Diagram



Figure 1. APDS-9702 Block Diagram

## APDS-9702 pin-out and I/O Configurations



## I/O Pins Configuration Table

| Pin | Symbol | Type | Description |
| :--- | :--- | :--- | :--- |
| 1 | SDA | Digital I/O | I2C Serial Data I/O terminal <br> I2C input / output signal |
| 2 | SCL | Digital I/P | I2C Serial Clock Input terminal <br> I2C clock input signal |
| 3 | DOUT | Digital O/P | Digital Output <br> An open drain output that requires a pull-up resistor of recommended value 10k $\Omega$ <br> DOUT = Low at last LED pulse of burst when VPFILT $>V_{T H}$, DOUT remains Low during <br> object detected. <br> DOUT = High at last LED pulse of burst when VPFILT $<V_{T H}$, DOUT remains High during <br> object not detected. <br> Please refer to Output Waveforms Definition. |
| 4 | GND | Ground | Ground |
| 5 | PD | Analog I/P | Photo-Detector Input <br> Connect to Cathode of photo-detector (proximity sensor) |
| 6 | PFILT | Analog O/P | Analog Output <br> Connect to integration circuit (R3 \& CX3) |
| 7 | LEDA | Analog O/P | LED Driver Output <br> Connect to Anode of LED (proximity sensor) |
| 8 | VCC | Supply | Voltage Supply |

## Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 0 | 3.6 | V | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| Input Logic Voltage | $\mathrm{V}_{\mathrm{I}}$ | 0 | 3.6 | V | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| Reflow Soldering Temperature |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |  |

## Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 2.4 | 3.6 | V |  |

Electrical \& Optical Specifications ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameters | Symbol | Minimum | Typical | Maximum | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| Logic High Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $0.7{ }^{*} \mathrm{~V}_{\text {cc }}$ |  |  | V |  |
| Logic Low Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | $0.3 *{ }^{\text {V }}$ CC | V |  |
| Logic High Input Current | $\mathrm{I}_{\mathrm{H}}$ |  | 0.1 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{1} \geq \mathrm{V}_{\text {IH }}$ |
| Logic Low Input Current | IIL |  | 0.1 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {IL }}$ |
| Shutdown Current | ISD |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{TRG}=\mathrm{X}, \mathrm{PWR}=0$ |
| Standby Current | ISB |  | 70 | 100 | $\mu \mathrm{A}$ | $\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{TRG}=0, \mathrm{PWR}=1$ |
| Output |  |  |  |  |  |  |
| Digital Output Low Level | $\mathrm{V}_{\mathrm{OL}}$ | 0 |  | 0.3 | V | $\mathrm{I}_{\text {DOUT(Low) }}=2 \mathrm{~mA}, \mathrm{Vcc}=3.0 \mathrm{~V}$ |
| Digital Output High Level | $\mathrm{V}_{\mathrm{OH}}$ | Vcc-0.3 |  |  | V | $\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{R} 2=10 \mathrm{k} \Omega$ |
| Built-in Resistor at PFILT | RFILT |  | $\begin{aligned} & \text { 100k, 300k, } \\ & 500 \mathrm{k} \end{aligned}$ |  | $\Omega$ | Through ${ }^{2} \mathrm{C}$ set. |
| Transmitter |  |  |  |  |  |  |
| ILed Pulse Current | ILED |  | 125 | 235 | mA | $\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{R} 1=10 \Omega$ |
| Number of LED Pulse |  |  | $\begin{aligned} & 16 \times(1,2, \ldots, \\ & 16 \text { times }) \end{aligned}$ |  |  | Through ${ }^{2} \mathrm{C}$ set. |
| LED Pulse Frequency |  |  | $\begin{aligned} & 12.5,25,50, \\ & 100 \end{aligned}$ |  | kHz | Through $1^{2} \mathrm{C}$ set. <br> Pulse Duty Cycle $=50 \%$. |
| LED Burst Duration vs. OFF Period |  |  | $\begin{aligned} & 1 / 16,1 / 64, \\ & 1 / 128,1 / 256 \end{aligned}$ |  |  | Through ${ }^{12} \mathrm{C}$ set. |


| Receiver |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Photodiode Input <br> Current (PD) | IPD | 0 | 3 | $\mu \mathrm{~A}$ |  |
| Current Gain | IPFILT/IPD | 20 |  | times | VCC =3.0 V [1] |


| Comparator Threshold |  |  |
| :--- | :---: | :---: |
| Threshold voltage | $\mathrm{V}_{\mathrm{TH}}$ | 0.12 |
| 0.17 | V | $\mathrm{TH}=0000$, |
|  | 0.22 | $\mathrm{TH}=0001$, |
|  | 0.27 | $\mathrm{TH}=0010$, |
|  | 0.32 | $\mathrm{TH}=0011$, |
|  | 0.37 | $\mathrm{TH}=0100$, |
|  | 0.42 | $\mathrm{TH}=0101$, |
|  | 0.47 | $\mathrm{TH}=0110$, |
|  | 0.52 | $\mathrm{TH}=0111$, |
|  | 0.57 | $\mathrm{TH}=1000$, |
|  | 0.62 | $\mathrm{TH}=1001$, |
|  | 0.67 | $\mathrm{TH}=1011$, |
|  | 0.72 | $\mathrm{TH}=1100$, |
|  | 0.77 | $\mathrm{TH}=1101$, |
|  | 0.82 | $\mathrm{TH}=1110$, |
|  |  | $\mathrm{TH}=1111$ |


| Sunlight Cancellation |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| DC Current, PD | $\mathrm{I}_{\mathrm{DC}}$ | 100 | $\mu \mathrm{~A}$ | $\mathrm{Vcc}=3.0 \mathrm{~V}{ }^{[1]}$ |

## Note:

1. Specified by design, not production tested.

## Typical Application Circuit



Figure 2. Typical Application Circuit for APDS-9702

## Recommended Avago

Proximity Sensor Description
HSDL-9100 Integrated Reflective Proximity Sensor

| Component | Recommended Values ( with HSDL-9100) |
| :--- | :--- |
| R1 | $10 \Omega \pm 5 \%, 0.25 \mathrm{~W}$ |
| R2 | $10 \mathrm{k} \Omega \pm 5 \%$ |
| R3 | $1 \mathrm{M} \Omega \pm 5 \%$ |
| Rp | $10 \mathrm{k} \Omega \pm 5 \%$ |
| CX1 | $100 \mathrm{nF} \pm 20 \% \times 7 \mathrm{R}$, Ceramic, |
| CX2 | $6.8 \mu \mathrm{~F} \pm 20 \%$, Tantalum |
| CX3 | $3.3 \mathrm{nF} \pm 20 \% \times 7 \mathrm{R}$, Ceramic |

## ${ }^{2}{ }^{2}$ C Definition

APDS-9702 operates as slave device on $I^{2} \mathrm{C}$ bus for clock frequency (SCL) up to 400 kHz . The basic protocol of $\mathrm{I}^{2} \mathrm{C}$ bus is described below, for more details and specifications, please refer to ${ }^{2} \mathrm{C}$-bus specification and user manual.


START and STOP conditions


Data transfer on ${ }^{2}$ C bus


A complete data transfer

| 1 | 7 | 1 | 8 | 1 | 8 | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address | Wr | A | Data Byte | A | Data Byte | A | P |


| S | Start Condition |
| :--- | :--- |
| Wr | Write"0" |
| A | Acknowledge (0 for ACK) |
| P | Stop Condition |
| $\square$ | Master-to-Slave |
| $\square$ | Slave-to-Master |

Slave Address: 1010100 (Default)

## Register Definition

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TRG | PWR | NB3 | NB2 | NB1 | NBO | F1 | F0 | DC1 | DC0 | TH3 | TH2 | TH1 | TH0 | R1 | R0 |
| Default | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |


| Register | Type | Description | Remark |
| :---: | :---: | :---: | :---: |
| TRG | Trigger | This pin is active high. <br> TRG $=1 \rightarrow$ Normal proximity sensing operations <br> TRG $=0 \rightarrow$ No operation (Default) |  |
| PWR | Power | $\begin{aligned} & \text { PWR }=0 \rightarrow \text { Power Shut Down (Default) } \\ & \text { PWR }=1 \text { and } \text { TRG }=0 \rightarrow \text { Standby } \\ & \text { PWR }=1 \text { and TRG }=1 \rightarrow \text { Active Operations } \end{aligned}$ |  |
| NB<3:0> | NBurst | Number of LED Pulse per Burst $=16 \times(1,2, \ldots, 16$ times); $0 \times 0=16$-pulse, $0 \times 1=32$-pulse (Default), $\ldots, 0 \times E=240$-pulse, $0 x F=256-$ pulse | Figure 3 |
| F<1:0> | Frequency | $00=12.5 \mathrm{kHz}$ (Default), $01=25 \mathrm{kHz}, 10=50 \mathrm{kHz}, 11=100 \mathrm{kHz}$; Wave is fixed at $50 \%$ Duty Cycle | Figure 3 |
| DC<1:0> | Duration Cycle | LED Burst Duration versus OFF period; $00=1: 16,01=1: 64,10=1: 128$ (Default) and $11=1: 256$ | Figure 3 |
| TH<3:0> | Threshold, VTH | 16 options of Comparator Threshold Setting; $\begin{aligned} & 0000=0.12 \mathrm{~V}, 0001=0.17 \mathrm{~V}, 0010=0.22 \mathrm{~V}, 0011=0.27 \mathrm{~V}, \\ & 0100=0.32 \mathrm{~V}(\text { Default }), 0101=0.37 \mathrm{~V}, 0110=0.42 \mathrm{~V}, 0111=0.47 \mathrm{~V}, \\ & 1000=0.52 \mathrm{~V}, 1001=0.57 \mathrm{~V}, 1010=0.62 \mathrm{~V}, 1011=0.67 \mathrm{~V}, \\ & 1100=0.72 \mathrm{~V}, 1101=0.77 \mathrm{~V}, 1110=0.82 \mathrm{~V}, 1111=0.87 \mathrm{~V} \end{aligned}$ | Figure 4 |
| R<1:0> | RFLIT | Programmable Filter Register; $00=$ No resistor (Default), $01=100 \mathrm{k}, 10=300 \mathrm{k}, 11=500 \mathrm{k}$ | Figure 5 |



Figure 3. LEDA Burst Pulses Definition

## Transmit Burst Pulses Definition

Operation ON/OFF condition is shown in the following table:

| TRG | PWR | Condition |
| :--- | :--- | :--- |
| $X$ | 0 | Shut down |
| 0 | 1 | Standby Mode |
| 1 | 1 | Active Mode, pulses sent |

The burst pulses at LEDA pin will be activated under 2 state conditions with 2 different start-up timing. The following diagrams explained these 2 scenarios.
(a) State condition 1:

From Shut down -> Standby Mode -> Active Mode: Burst pulses at LEDA pin are activated after 1.3 ms


## (b) State condition 2:

From Shut down -> Active Mode: Burst pulses at LEDA pin are activated after 1.3 ms


Output Waveforms Definition


Figure 4. Output Waveforms Definition

## RFILT $^{\text {Definition }}$

There are built-in resistors at PFILT (pin 6) to provide 4 options to set the desired resistor for integrated RC circuit.

| R0 | R1 | Resistor Value |
| :--- | :--- | :--- |
| 0 | 0 | Open. External resistor R3 is required to be in parallel with CX3 |
| 0 | 1 | 100k ohm. R3 become optional. |
| 1 | 0 | 300k ohm. R3 become optional. |
| 1 | 1 | 500k ohm. R3 become optional. |



Figure 5. RFITT definition

## APDS 9702 Performance Charts







## APDS-9702 Package Dimensions

QFN 8-Pin Package


TOP VIEW



BOTTOM VIEW

Note:

1. All Dimensions in mm . Tolerance $\pm 0.1 \mathrm{~mm}$ unless specified.
2. Marking Information:

The unit is marked 'YWW LLa' on the chip.
Y = Year (Last digit of the year)
WW = work week (1-54)
$\mathrm{LL}=$ Lot number (01-99)
a $=$ Denote this is an $I^{2} C$ part.

Recommended Minimum Land pattern and Keep-out Area


## Keep-out Area Recommendations:

Area of Solder Land pattern $=2.3 \mathrm{~mm} \times 2.1 \mathrm{~mm}$
Module placement tolerance \& keep out on each side with no lead $=0.55 \mathrm{~mm}$ \& keep out on each side solder lead $=$ 0.8 mm

Keep-out area $=3.9 \mathrm{~mm} \times 3.2 \mathrm{~mm}$

Dimension in mm.
Recommended tolerances $+/-0.1 \mathrm{~mm}$

## APDS-9702 Tape and Reel Dimensions

## Tape Dimensions


A.
K.
B.


ALL DIMENSIONS IN mm.

## Reel Dimensions



All Dimensions in mm.

## Packaging

All APDS-9702 options are shipped in ESD proof packaging.
This part is compliant to JEDEC MSL 1.

## Recommended Storage Conditions

| Storage Temperature | The units in tape and reel are recommended to be kept in a controlled climate <br> environment, with temp at $25+5 /-10^{\circ} \mathrm{C}$ and relative humidity at $55+/-15 \%$. |
| :--- | :--- |
| Time from unsealing to soldering | This part is compliant to JEDEC MSL-1 (unlimited floor life at $<30^{\circ} \mathrm{C} / 85 \% \mathrm{RH}$ ) |

## Recommended Reflow Profile



The reflow profile is a straight-line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different $\Delta T / \Delta$ time temperature change rates or duration. The $\Delta \mathrm{T} / \Delta$ time rates or duration are detailed in the above table. The temperatures are measured at the component to printed circuit board connections.

In process zone P1, the PC board and APDS-9702 pins are heated to a temperature of $150^{\circ} \mathrm{C}$ to activate the flux in the solder paste. The temperature ramp up rate, R1, is limited to $3^{\circ} \mathrm{C}$ per second to allow for even heating of both the PC board and APDS-9702 pins.

Process zone P2 should be of sufficient time duration (100 to 180 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder, usually $200^{\circ} \mathrm{C}\left(392^{\circ} \mathrm{F}\right)$.

Process zone P3 is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to $255^{\circ} \mathrm{C}\left(491^{\circ} \mathrm{F}\right)$ for optimum results. The dwell time above the liquidus point of solder should be between 20 and 40 seconds. It usually takes about 20 seconds to assure proper coalescing of the solder balls into liquid solder and the formation of good solder connections. Beyond a dwell time of 40 seconds, the intermetallic growth within the solder connections becomes excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder, usually $200^{\circ} \mathrm{C}\left(392^{\circ} \mathrm{F}\right)$, to allow the solder within the connections to freeze solid.

Process zone P4 is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to $25^{\circ} \mathrm{C}\left(77^{\circ} \mathrm{F}\right)$ should not exceed $6^{\circ} \mathrm{C}$ per second maximum. This limitation is necessary to allow the PC board and APDS-9702 pins to change dimensions evenly, putting minimal stresses on the APDS-9702.

It is recommended to perform reflow soldering no more than twice.

