## Microtips Technology Inc. 台北縣汐止鎮康寧街169巷31號12樓 WEB: ht

台北縣汐止鎮康等街169巷31號12樓 12F, No 31, Lane 169, Kang Ning St. Hsi-Chih, Taipei Hsien, Taiwan, R.O.C. WEB: http://www.microtips.com.tw E-mail: Macros@microtips.com.tw TEL: 886-2-2695-3133 FAX:886-2-2695-8625

# LCD MODULE SPECIFICATION FOR CUSTOMER'S APPROVAL

CUSTOMER	: Standard
MODULE TYP	E: NMTC-S16201XFGHSAY
APPROVED BY	Y: (FOR CUSTOMER USE ONLY)

<b>Approved By</b>	<b>Checked By</b>	<b>Prepared By</b>	MT File No	<b>Date Issued</b>

## **CONTENTS**

ITEM	PAGE
FEATURES	3
LCD MODULE DRAWING	4
GENERAL SPECIFICATION	5
ABSOLUTE MAXIMUN RATING	5
ELECTRICAL CHARACTERISTICS	6
OPTICAL CHARACTERISTICS	6
MECHANICAL SPECIFICATION	7
INTERFACE PIN ASSIGNMENT	8
BLOCK DIAGRAM	11
POWER SUPPLY DIAGRAM	11
TIMING CHARACTERISTICS	12
READ/WRITE TIMING CHART	13
COMMANDS	14
COMMANDS DESCRIPTION	15
DD RAM ADDRESSING	19
CG RAM MAPPING	20
CHARACTER FONT TABLE	21
RELIABILITY TEST	22
APPEARANCE CHECK	22
HANDLING PRECAUTIONS	23
LCD PRODUCT QUALITY STANDARD	24
REVISION HISTORY	25

#### **FEATURES** of

## LIQUID CRYSTAL DISPLAY MODULE

MODEL NO.: <u>NMTC-S16201XFGHSAY</u>

Character Type Dot Matrix LCD Module

Easy interface of 4-bit or 8-bit

Display character pattern :  $5 \times 7$  font with cursor(208 kinds)

The special character pattern can be programmable by Character Generator RAM directly.

A customer character pattern can be programmable by mask option.

Automatically power on reset.

**Internal Memory:** 

- Character Generator ROM (CGROM): 10,080 bits (204 characters × 5 × 8 dot)

- Character Generator RAM (CGRAM) :  $64 \times 8$  bits (8 characters  $\times 5 \times 8$  dot)

Low power operation:

- Power supply voltage range :  $2.7 \sim 5.5 \text{ V (V}_{DD})$ - LCD drive voltage range :  $3.0 \sim 13.0 \text{ V (V}_{DD}$  - Vo)


Low power consumption

CMOS process Duty-cycle: 1/16

View Direction	☑ 6 O'clock			□ 12 O'clock						
LCD Type	☐ FSTN Positive			☐ FSTN Negative						
LCD Type	☑ STN Gra	ay		STN Y	Yellow	Green			STN B	lue
Rear Polarizer	□ Reflective ☑ Tr			Γrans	flective				Transn	nissive
Backlight Type	☑ LED □		EL	☑ Internal Power					□ 5V	' input
Backlight Type	E LED	□ CCFL		☐ External Power				□ 12	V input	
Backlight Color	☐ White		] Amb	er	□ Blu Gre		I I√I	Yell Gree		□ Other
Temperature Range	□ Normal			<b>☑</b> /	☑ Wide				Super	Wide
CCFL Inverter	☐ Build-in			☑ Not Build-in						
EL Driver IC	☐ Build-in			V	☑ Not Build-in					
Touch Screen	□ With			V	☑ Without					

#### TO BE VERY CAREFUL!

The LCD driver ICs are made of CMOS process, which is very easy to be damaged by static charge, make sure the user is grounded when handling the LCM.



## **GENERAL SPECIFICATION**

Item	Content
Display Resolution	16 Characters×2 lines
Dimensional Outline(mm)	122.0(W)×44.0(H)×14.0 max(D)
Display mode	Transflective/ Positive Type
Circuit	Controller IC, Segment-driver IC
Interface	Data (DB0~DB7), RS, R/W, E, BKLA, BKLK

#### ABSOLUTE MAXIMUN RATING

#### (1) Electrical Absolute Ratings

Item	Symbol	Min.	Max.	Unit	Note
Power Supply for Logic	$V_{DD}$ - $V_{SS}$	-0.3	7.0	Volt	
Power Supply for LCD	V <sub>DD</sub> -Vo	0	15.0	Volt	
Input Voltage	$V_{IN}$	-0.3	$V_{DD} + 0.3$	Volt	
Supply current for LED backlight	$I_{LED}$	1	520	mA	

Note: Operator should be grounded during handling LCM.

#### (2) Environmental Absolute Maximum Ratings

Item	1	Normal Te	emperatur	e	Wide Temperature				
	Operating		Storage		Operating		Storage		
	Max,	Min.	Max,	Min.	Max,	Min.	Max,	Min.	
Ambient Temperature	0°€	+50°C	-20°C	+70°C	-20°℃	+60°C	-30°C	+70°C	
Humidity(without condensation)	Note 2,4		Note 3,5		Note 4,5		Note 4,6		

Note 2 Ta $\leq 50^{\circ}$ C: 80% RH max

Ta>50°C: Absolute humidity must be lower than the humidity of 85%RH at 50°C

- Note 3 Ta at  $-20^{\circ}$ C will be <48hrs at  $70^{\circ}$ C will be <120hrs when humidity is higher than  $70^{\circ}$ M.
- Note 4 Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note 5 Ta  $\leq 70^{\circ}$ C: 75RH max

Ta> $70^{\circ}$ C: absolute humidity must be lower than the humidity of 75%RH at  $70^{\circ}$ C

Note 6 Ta at -30°C will be <48hrs, at 80 °C will be <120hrs when humidity is higher than 70%.

## **ELECTRICAL CHARACTERISTICS**

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	note
Power Supply for Logic	$V_{DD}$ - $V_{SS}$	-	2.7	4.5	5.5	Volt	
Input Voltage	$V_{\mathrm{IL}}$	L level	$V_{SS}$	$0.2~V_{DD}$	-	Volt	
Input Voltage	$V_{IH}$	H level	$0.8~V_{DD}$	$V_{DD}$	-	Volt	
LCM Recommend		Ta=-20°C	-	-	-		
	V <sub>DD</sub> =5.0V	Ta=0°C	-	-	-	Volt	
LCD Module Driving		Ta=25°℃	3.8	4.1	4.4		
Voltage		Ta=50°C	-	-	-		
Power Supply Current for LCM	I <sub>DD</sub> (B/L OFF)	V <sub>DD</sub> =5.0V V <sub>DD</sub> -Vo=3.8V	-	1.5	3.0	A	
	$I_{LED}$	$Ta = 25^{\circ}C$ $V_{LED} = 4.2V$	-	260	390	mA	

## **OPTICAL CHARACTERISTICS**

Item	Symbol	Condition	Min.	Тур	Max.	Unit	note
	Φf(12 o'clock)		-	40	-		
Viewing angle	$\Phi$ b(6 o'clock)	When Cr≥2	-	50	-	Degree	9,10
range	Φl(9 o'clock)	when Ci ≤ 2	-	40	-		
	Φr(3 o'clock)		-	40	-		
Rise Time	$T_{\rm r}$	V <sub>DD</sub> -Vo	-	67	80	C	
Fall Time	$T_{ m f}$	=3.8V	-	150	200	mS	
Contrast	Cr	Ta=25°C	-	6.32	-		7

## MECHANICAL SPECIFICATION

Product No.		NMTC-S16201XFGHSAY
Module Size		144.0(W)mm×44.0(H)mm×14.0(D)mm Max
Display Format		16 characters×2 lines
Character Size		4.84 mm×9.66 mm
Character Pitch		6.0 mm×10.34 mm
Dot Size		0.92(W)mm×1.1(H)mm
Dot Pitch		0.98(W)mm×1.16(H)mm
Duty Ratio		1/16 Duty
Character Font Table		☑English □European □Other
	STN	☑Gray Mode □Yellow Mode □Blue Mode
LCD Display Mode	FSTN	☐ Black & White(Normally White/Positive Image) ☐ Black & White(Normally White/Negative Image)
	Rear Polarizer:	☐ Reflective ☐ Transflective ☐ Transmissive
Viewing Direction		☑6 O'clock □12 O'clock □3 O'clock □9 O'clock
Backlight		□Without □CCFL □EL ☑LED
Controller		KS0066 or compatible
DC/DC Converter		Without
CCFL Inverter		Without
EL Driver		Without


#### INTERFACE PIN ASSIGNMENT

PIN NO.	PIN OUT	DESCRIPTION
1	$V_{SS}$	Ground
2	$V_{DD}$	Logic Circuit Power Supply
3	Vo	Power Supply For LCD Panel
4	RS	Data/ Instruction Register Select
5	R/W	Read/ Write Select
6	Е	Enable Signal
7	DB0	
1		3-State I/O Data Bus
14	DB7	
15	BKL1	Power Supply for Backlight. See JUMPER EXPLANATION below.
16	BKL2	100V/400Hz AC for EL, 4.2V or 120~180mA DC for LED backlight Don't care if no backlight


#### JUMPER EXPLANATION


- 1. JP2 and JP3 are both short: Pin15 is short with pin2 and pin16 is short with pin1. Backlight powered up via  $V_{DD}$  (pin2) and  $V_{SS}$ (pin1). Customer does not need to supply power to pin15 and pin16.
- JP2 short and JP3 open: Pin 15 is short with Pin2 and pin16 is NOT short with pin1. Backlight
  is powered with V<sub>DD</sub> (same as logic circuit) and customer should keep pin 15 floating or
  connected to V<sub>DD</sub>. Customer could control the backlight independently ON or OFF with pin16
  L or H.
- 3. JP2 open and JP3 short: Pin 15 is NOT short with pin 2 and pin16 is short with pin1. Backlight is common VSS with logic and customer should keep pin16 floating or connected to GND (V<sub>SS</sub>). Customer could control the backlight ON or OFF with pin15 H or L
- 4. JP2 and JP3 are both open: The backlight is fully independent with the logic, control the backlight via pin15/pin16 or A/K.
- 5. J1 short: Bezel and screw holes connected to GND. J1 open: Bezel and screw holes floating
- 6. Never change the J2 and J3, it may burn off your system.

Note: J1, JP2 and JP3 are #0805 0 ohm resistors on the rear side of the PCB.





#### [Note 7] Definition of Operation Voltage (Vop)





[Note 8] Definition of Response Time (Tr, Tf)







**Conditions:** 

Operating Voltage: Vop Frame Frequency: 64 Hz Viewing Angle( $\theta$ ,  $\varphi$ ):  $0^{\circ}$ ,  $0^{\circ}$ Driving Wave form : 1/N duty, 1/a bias


#### [Note 9] Definition of Viewing Direction




### [Note 10] Definition of viewing angle




[Note 11] Description of Measuring Equipment






Transflective type Transmissive Type

#### **BLOCK DIAGRAM**



#### **POWER SUPPLY**



## TIMING CHARACTERISTICS


AC Characteristics ( $V_{SS}$ = 0V,  $V_{DD}$ =4.5V to 5.0V, Ta=0 to 50°C)


Mode	Characteristic	Symbol	Min.	Тур.	Max.	Unit
	E Cycle Time	$t_{\rm C}$	500	-	-	ns
	E Rise/Fall Time	$t_R$ , $t_F$	-	-	20	ns
Write Mode	E Pulse Width(High, Low)	$t_{\mathrm{W}}$	230	1	1	ns
te M	R/W And RS Setup Time	$t_{SU1}$	40	1	1	ns
Writ	R/W And RS Hold Time	t <sub>H1</sub>	10	1	1	ns
	Data Setup Time	$t_{ m SU2}$	80	1	1	ns
	Data Hold Time	$t_{H2}$	10	1	1	ns
	E Cycle Time	$t_{\rm C}$	500	ı	ı	ns
	E Rise/Fall Time	$t_R$ , $t_F$	1	Ī	20	ns
ode	E Pulse Width(High, Low)	$t_{\mathrm{W}}$	230	1	1	ns
d M	R/W And RS Setup Time	$t_{SU}$	40	1	1	ns
Read Mode	R/W And RS Hold Time	$t_{\mathrm{H}}$	10	-	-	ns
	Data Setup Time	$t_{\mathrm{D}}$	-	-	120	ns
	Data Hold Time	t <sub>DH</sub>	5	-	-	ns

## AC Characteristics (V<sub>SS</sub>= 0V, V<sub>DD</sub>=2.7V to 4.5V, Ta=0 to 50°C)

Mode	Characteristic	Symbol	Min.	Typ.	Max.	Unit
	E Cycle Time	$t_{\rm C}$	1000	-	-	ns
4)	E Rise/Fall Time	$t_R$ , $t_F$	1	1	r - 25 r r - r r r r r r r r r r r r r r r	ns
lode	E Pulse Width(High, Low)	$t_{\mathrm{W}}$	450	-	-	ns
e M	R/W And RS Setup Time	$t_{SU1}$	60	-	-	ns
Write Mode	R/W And RS Hold Time	t <sub>H1</sub>	20	-	-	ns
	Data Setup Time	$t_{ m SU2}$	195	-	-	ns
	Data Hold Time	$t_{H2}$	10	-	-	ns
	E Cycle Time	$t_{\rm C}$	1000	1	-	ns
	E Rise/Fall Time	$t_R$ , $t_F$	-	-	25	ns
ode	E Pulse Width(High, Low)	$t_{\mathrm{W}}$	450	1	-	ns
μ	R/W And RS Setup Time	$t_{ m SU}$	60	1	-	ns
Read Mode	R/W And RS Hold Time	$t_{\mathrm{H}}$	20	-	-	ns
	Data Setup Time	$t_{\mathrm{D}}$		-	360	ns
	Data Hold Time	t <sub>DH</sub>	5	-	-	ns

## **Read/Write Timing Chart**





## **Commands**

Instruction			П	Inst	ructi	on C	ode	1	П	П	Description	Execution
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	time(f <sub>OSC</sub> is 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC	1.53mS
Return Home	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53mS
Entry Mode	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and make shift of entire display enable.	39 μS
Display ON/OFF	0	0	0	0	0	0	1	D	С	В	Set display(D), cursor(C), and blinking of cursor(B) on/off control bit.	39 μS
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	39 μS
Function Set	0	0	0	0	1	DL	N	F	*	*	Set interface data length (DL: 4-bit/8-bit), numbers of display line (N: 1-line/2-line), display font type(F: 5 X 8 dots/ 5 X 11 dots)	39 μS
Set CG RAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 μS
Set DD RAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	39 μS
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 μS
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43 μS
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43 μS

<sup>\*</sup> means don't care

#### **COMMANDS DESCRIPTION**

#### **Clear Display**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status. namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

#### **Return Home**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	*

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Content of DDRAM is not changed.

#### **Entry Mode Set**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D: Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

\* CGRAM operates the same as DDRAM, when read from or write to CGRAM.

#### SH: Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH = "Low", shift of entire display is not performed. If SH = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1", shift left, I/D = "0": shift right).

#### **Display ON/OFF Control**

_	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register.

#### D: Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

#### C: Cursor ON/OFF control bit

When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

#### B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.

#### **Cursor or Display Shift**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	*	*

Without writing or reading of display data, shift right/left cursor position or display.

This instruction is used to correct or search display data. (Refer to Table 4)

During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line.

Note that display shift is performed simultaneously in all the line.

When displayed data is shifted repeatedly, each line shifted individually.

When display shift is performed, the contents of address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1.
0	1	Shift cursor to the right, AC is increased by 1.
1	0	Shift all of the display to the left, cursor moves according to the display.
1	1	Shift all of the display to the right, cursor moves according to the display.

#### **Function Set**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
00	0	0	0	1	DL	N	F	*	*

#### DL: Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode. When 4-bit bus mode, it needs to transfer 4-bit data by two times.

#### N: Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.

#### F: Display font type control bit

When F = "Low", it means 5 X 8 dots format display mode

When F = "High", 5 x11 dots format display mode.

#### **Set CG RAM Address**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

#### **Set DD RAM Address**

_	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N = 1), DDRAM address in the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

#### **Read Busy Flag and Address**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0066U is in internal operation or not. If the resultant BF is High, it means the internal operation is in progress and you have to wait until BF to be Low, and then the next instruction can be performed. In this instruction you can read also the value of address counter.

#### Write Data to RAM

_	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction: DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

#### Read Data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
1	0	D7	D6	D5	D4	D3	D2	D1	D0	

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfers RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

NOTE: In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.

## **DD RAM ADDRESSING**

For 16×1 or 8	8×1 I	Displa	ıy															
Character	1	2	3	4	5	6	7		8	9	10	) [	11	12	13	14	15	16
DD RAM Address	00	01	02	03	04	05	06	5 0	)7	40	41	1 4	42	43	44	45	46	47
For 16×2 or 8	For 16×2 or 8×2 Display																	
Character	1	2	3	4	5	6	7	-	8	9	10	)	11	12	13	14	15	16
DD RAM	00	01	02	03	04	05	06	5 0	)7	08	09	) (	)A	0B	0C	0D	0E	0F
Address	40	41	42	43	44	45	46	5 4	<b>1</b> 7	48	49	) 4	1A	4B	4C	4D	4E	4F
For 16×4 Dis	play																	
Character	1	2	3	4	5	6	7		8	9	10	)	11	12	13	14	15	16
	00	01	02	03	04	05	06	5 0	)7	08	09	) (	)A	0B	0C	0D	0E	0F
DD RAM	40	41	42	43	44	45	46	5 4	<b>1</b> 7	48	49	) 4	1A	4B	4C	4D	4E	4F
Address	10	11	12	13	14	15	16	5 1	7	18	19	) 1	lΑ	1B	1C	1D	1E	1F
	50	51	52	53	54	55	56	5 5	57	58	59	) 5	5A	5B	5C	5D	5E	5F
For 20×2 Display																		
Character	1	2	3	4	5	6	7		8	9	10	) .			17	18	19	20
DD RAM	00	01	02	03	04	05	06	5 0	)7	08	09	) .			10	11	12	13
Address	40	41	42	43	44	45	46	5 4	17	48	49	) .			50	51	52	53
For 20×4 Dis	play																	
Character	1	2	3	4	5	6	7		8	9	1(	) .			17	18	19	20
	00	01	02	03	04	05	06	5 0	)7	08	09	) .			10	11	12	13
DD RAM	40	41	42	43	44	45	46	5 4	<b>1</b> 7	48	49	) .			50	51	52	53
Address	14	15	16	17	18	19	1.4	1	В	1C	11	) .			24	25	26	27
	54	55	56	57	58	59	5 <i>A</i>	5	В	5C	5[	) .		•••	64	65	66	67
For 40×2 Dis	play																	
Character	1	2	3	4	5	6	7		8	9	10	) .			37	38	39	40
DD RAM	00	01	02	03	04	05	06	5 0	)7	08	09	) .			24	25	26	27
Address	40	41	42	43	44	45	46	5 4	<b>!</b> 7	48	49	) .		•••	64	65	66	67
For 40×4 Dis	play																	
Character	E	1	2	3	4	5	6	7	8	3 9	9	10			37	38	39	40
	T7.1	00	01	02	03	04	05	06	0′	7 0	8	09			24	25	26	27
DD RAM	E1	40	41	42	43	44	45	46	4	7 4	8	49			64	65	66	67
Address	E2	00	01	02	03	04	05	06	0′	7 0	8	09			24	25	26	27
	L'Z	40	41	42	43	44	45	46	4	7 4	8	49			64	65	66	67

## **CG RAM MAPPING**

	Character Code (DD RAM data)							CG RAM Address								acter Patterns RAM data)				
7 Hig	6	5	4	3	2	1	0 Low		5 Hig	4 gh	3	2	1 L	0 .ow		7 Hig	6	5	4 3 2 1 0 Low	
0	0	0	0	*	0	0	0		0	0	0	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0		*	*	*	0 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0	←Character Pattern ←Cursor
0	0	0	0	*	0	0	1		0	0	1	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0		*	*	*	1     0     1     1     1       1     0     1     0     1       1     0     0     0     1       1     1     1     1     1	←Character Pattern ←Cursor
					:	:		:		:				:	:					
0	0	0	0	*	1	1	1		1	1	1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0		*	*	*	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	←Character Pattern ←Cursor

## **CHARACTER FONT TABLE**

IAN						DLI		1	ı		ı	П				
Upper 4 bits Lower 4 bits	0000	0001	0010	0011		0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	CG RAM (1)						*•	<b>!</b>					-	<b></b>		
0001	CG RAM (2)		•				-===	-==				<b></b>	<b>;</b>	<u>.</u>	<b>-</b>	
0010	CG RAM (3)							<b>!</b>			=	4	ij	<b>"</b> ×.		
0011	CG RAM (4)		#			:;	<u></u> .	<u></u> .				<b>!</b>	<b></b>		€.	<b>:-:</b>
0100	CG RAM (5)		#					<b>†</b>			٠.		<b>!</b>	#-	<b>-</b>	572
0101	CG RAM (6)		<b>"</b>					<b></b>			==		<del>-</del>		CS	
0110	CG RAM (7)					Ņ	#	Ļ				<b>†</b>			P	<u>.</u>
0111	CG RAM (8)							W					••••••••••••••••••••••••••••••••••••••		<b>=</b>	<b></b>
1000	CG RAM (1)		ĺ.			X	<b>!</b>	×			·‡	<b>.</b> ;;	<b>.</b>	Ų.	.J"	<del></del>
1001	CG RAM (2)		)		I	Y		<b>!</b>				4	Ļ		1	
1010	CG RAM (3)		<b>:</b>	## ## ## ## ## ## ## ## ## ## ## ## ##									ľ	<u>.</u>		==-
1011	CG RAM (4)			## ## ## ## ## ## ## ## ## ## ## ## ##							<b></b>	<b>#</b>			×	
1100	CG RAM (5)			₹		#						<b></b> .i	<u>-</u>	<b>"</b> ,"	4-	<b>==</b>
1101	CG RAM (6)							}				<b></b>	^,		<b>‡</b>	
1110	CG RAM (7)		Ħ	>		••••	<b>!</b> ":							•••		
1111	CG RAM (8)		•••	•				<b>-</b>			•	٠.,	•:		Ö	


## **RELIABILITY TEST**

No	Item	Conditions		Note
1	High Temp. Operation	70°C	240 HR	
2	High Temp. Storage	80°C	240 HR	
3	Low Temp. Operation	-20°C	240 HR	
4	Low Temp. Storage	-30°C	240 HR	
5	High Temp./Humid Storage	60°C 90%RH	240 HR	
6	Thermal Shock	-20°C ,30min +60°C ,30min	10 cycles	
7	Vibration Test ( IEC-68-2-6 )	Frequency: 10~55 Hz Duration: 20 times, 6 min/time Amplitude: 0.75 mm	-	
8	Shock ( IEC 68-2-27)	Duration : 11 mS Acceleration : 100g	-	X, Y, Z direction

### APPEARANCE CHECK

#### CONDIITON OF APPEARANCE CHECK:

- (1)Specimen shall be checked by eyes in distance of 30cm under 40w-fluorescence lamp.
- (2) Checking direction shall be in 45 degree from perpendicular line op specimen surface.



#### HANDLING PRECAUTIONS

- (1) Treat polarizer very carefully since it is easy to be damaged.
- (2) When cleaning the display surface, use soft cloth (e.g. gauss) with a solvent (recommended below) and wipe lightly.
  - ethyl alcohol
  - ♦ iso-prcolol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvents:

- water
- ◆ ketone
- aromatics
- (3)Direct current causes electro-chemical reaction with remarkable degradation of the display quality. Give careful consideration to prevent direct current at ON/OFF timing and during operation.
- (4) Avoid strong shock and drop from the height.
- (5)To prevent LCD panels from degradation, do not operate or store them exposed directly to sunshine or high temperature/humidity.
- (6) Give careful consideration to avoid electrical static discharge with causes uneven contrast.
- (7)Even a small condensation on the contact pads (terminals) causes electro-chemical reaction which makes missing row and column. Give careful attention to avoid condensation. When assembling with zebra connector, clean the surface of the pads with alcohol and keep the air very clean.

## LCD PRODUCT QUALITY STANDARD DISPLAY APPEARANCE

No	Item	Criteria
1	inclusions (black spot,	(1)round type diameter mm(a*) no of defect* $a \le 0.20$ neglect $0.20 < a \le 0.35$ $5 max$ $0.35 < a$ none
	white spot, dust)	(2)linear type length mm(l) width mm(W) no. of defect na $W \le 0.03$ neglect $1 \le 3$ $0.03 < W \le 0.08$ 6 $3 < 1$ 0.08 $<$ W none
2	scratch	1. scratch on protective film is permitted. 2. scratch on polarizer shall be as follow: (1) round type diameter $mm(a^*)$ no of defect $a \le 0.15$ neglect $0.15 < a \le 0.20$ 2 max $0.20 < a$ none (2) linear type be judged by e 1(2) linear type
3	dent	diameter < 1.5mm
4	bubble	not exceeding 0.5mm average diameter is acceptable between glass and polarizing film
5	pin hole	$(a+b)/2 \le 0.15$ mm maximum number: ignored $0.15 < (a+b)/2 \le 0.20$ mm maximum number: 10
6	dot defect	$(a+b)/2 \le 0.20$ mm maximum number: ignored $0.20 < (a+b)/2 \le 0.30$ mm maximum number:5 x=width
7	contrast irregularity(spot)	$\begin{array}{lll} \text{diameter spec} & \text{no of defect} \\ a \leq 0.50 \text{mm} & \text{neglect} \\ 0.50 < a \leq 0.75 & 5 \\ 0.75 < a \leq 1.00 & 3 \\ 1.00 < a & \text{none} \end{array}$
8	dot width	design width ±15%
9	color tone and uniformity	obvious uneven color is not permitted

## **REVISION HISTORY**

Page	Date
	1999/9/7
8	02/10/2000
22	02/03/2000
6	02/15/2000
6	03/16/2000
	10/20/2006
	8 22 6