

DS90UR907Q

5 - 65 MHz 24-bit Color FPD-Link to FPD-Link II Converter

General Description

The DS90UR907Q converts FPD-Link to FPD-Link II. It translates four LVDS data/control streams and one LVDS clock pair (FPD-Link) into a high-speed serialized interface (FPD-Link II) over a single pair. This serial bus scheme greatly eases system design by eliminating skew problems between clock and data, reduces the number of connector pins, reduces the interconnect size, weight, and cost, and overall eases PCB layout. In addition, internal DC balanced encoding is used to support AC-coupled interconnects.

The DS90UR907Q converts, balances and level shifts four LVDS data/control streams, and embeds one LVDS clock pair (FPD-Link) to a serial stream (FPD-Link II). Up to 24 bits of RGB in the FPD-Link are serialized along with the three video control signals.

Serial transmission is optimized by a user selectable de-emphasis and differential output level select features. EMI is minimized by the use of low voltage differential signaling and spread spectrum clocking compatibility.

With fewer wires to the physical interface of the host, FPD-Link input with LVDS technology is ideal for high speed, low power and low EMI data transfer.

The device is offered in a 36-pin LLP package and is specified over the automotive AEC-Q100 Grade 2 temperature range of -40°C to +105°C.


Features

- 5 65 MHz support (140 Mbps to 1.82 Gbps Serial Link)
- 5-channel (4 data + 1 clock) FPD-Link receiver inputs
- AC Coupled STP Interconnect up to 10 meters in length
- Integrated output termination
- @ Speed link BIST Mode
- Optional I2C compatible Serial Control Bus
- RGB888 + VS, HS, DE support
- Power down Mode minimizes power dissipation
- Randomizer/Scrambler DC-balanced data stream
- Low EMI FPD-Link input
- Selectable output VOD and adjustable de-emphasis
- 1.8V or 3.3V compatible control bus interface
- Automotive grade product: AEC-Q100 Grade 2 qualified
- >8 kV HBM and ISO 10605 ESD rating
- Backward compatible mode for operation with older generation devices

Applications


- Automotive Display for Navigation
- Automotive Display for Entertainment

Applications Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

DS90UR907Q Pin Diagram



Pin Descriptions


Pin Name	Pin #	I/O, Type	Description					
FPD-Link Ir	FPD-Link Input Interface							
RxIN[3:0]+	2, 33, 31, 29	I, LVDS	True LVDS Data Input					
			This pair requires an external 100 Ω termination for standard LVDS levels.					
RxIN[3:0]-	1, 34, 32, 30,	I, LVDS	Inverting LVDS Data Input					
	28		This pair requires an external 100 Ω termination for standard LVDS levels.					
RxCLKIN+	35	I, LVDS	True LVDS Clock Input					
			This pair requires an external 100 Ω termination for standard LVDS levels.					
RxCLKIN-	34	I, LVDS	Inverting LVDS Clock Input					
			This pair requires an external 100 Ω termination for standard LVDS levels.					

Pin Name	Pin #	I/O, Type	Description
Control an	d Configuration	1	
PDB	23	I, LVCMOS	Power-down Mode Input
		w/ pull-down	PDB = 1, Device is enabled (normal operation).
			Refer to "Power Up Requirements and PDB Pin" in the Applications Information Section.
			PDB = 0, Device is powered down
			When the Device is in the power-down state, the driver outputs (DOUT+/-) are both logic
			high, the PLL is shutdown, IDD is minimized. Control Registers are RESET .
VODSEL	20	I, LVCMOS w/ pull-down	Differential Driver Output Voltage Select — Pin or Register Control VODSEL = 1, LVDS VOD is ±450 mV, 900 mVp-p (typ) — Long Cable / De-E Applications VODSEL = 0, LVDS VOD is ±300 mV, 600 mVp-p (typ)
De-Emph	19	I, Analog	De-Emphasis Control — Pin or Register Control
		w/ pull-up	De-Emph = open (float) - disabled
			To enable De-emphasis, tie a resistor from this pin to GND or control via register.
			See Table 3
MAPSEL	26	I, LVCMOS	FPD-Link Map Select — Pin or Register Control
		w/ pull-down	MAPSEL = 1, MSB on RxIN3+/ Figure 17
			MAPSEL = 0, LSB on RxIN3+/ Figure 16
CONFIG	10, 9	I, LVCMOS	Operating Modes
[1:0]		w/ pull-down	Determine the device operating mode and interfacing device. <i>Table 1</i>
			CONFIG[1:0] = 00: Interfacing to DS90UR906 or DS90UR908, Control Signal Filter DISABLED
			CONFIG[1:0] = 01: Interfacing to DS90UR906 or DS90UR908, Control Signal Filter
			ENABLED
			CONFIG [1:0] = 10: Interfacing to DS90UR124, DS99R124
			CONFIG [1:0] = 11: Interfacing to DS90C124
ID[x]	4	I, Analog	Serial Control Bus Device ID Address Select — Optional
			Resistor to Ground and 10 k Ω pull-up to 1.8V rail. See <i>Table 4</i> .
SCL	6	I, LVCMOS	Serial Control Bus Clock Input - Optional
			SCL requires an external pull-up resistor to V _{DDIO} .
SDA	7	I/O, LVCMOS	Serial Control Bus Data Input / Output - Optional
		Open Drain	SDA requires an external pull-up resistor V _{DDIO} .
BISTEN	21	I, LVCMOS	BIST Mode — Optional
		w/ pull-down	BISTEN = 1, BIST is enabled
			BISTEN = 0, BIST is disabled
RES[7:0]	25, 3, 36, 27,	I, LVCMOS	Reserved - tie LOW
	18, 13, 12, 8	w/ pull-down	
FPD-Link II	Serial Interfac	e	
DOUT+	16	O, LVDS	True Output.
			The output must be AC Coupled with a 100 nF capacitor.
DOUT-	15	O, LVDS	Inverting Output. The output must be AC Coupled with a 100 nF capacitor.
Power and	Ground		, , , , , , , , , , , , , , , , , , , ,
VDDL	5	Power	Logic Power, 1.8 V ±5%
VDDP	11	Power	PLL Power, 1.8 V ±5%
VDDHS	14	Power	TX High Speed Logic Power, 1.8 V ±5%
VDDTX	17	Power	Output Driver Power, 1.8 V ±5%
VDDRX	24	Power	RX Power, 1.8 V ±5%
V _{DDIO}	22	Power	LVCMOS I/O Power and FPD-Link I/O Power 1.8 V ±5% OR 3.3 V ±10%
GND	DAP	Ground	DAP is the large metal contact at the bottom side, located at the center of the LLP package. Connect to the ground plane (GND) with at least 9 vias.

NOTE: 1 = HIGH, 0 = LOW

The VDD ($V_{\rm DDn}$ and $V_{\rm DDIO}$) supply ramp should be faster than 1.5 ms with a monotonic rise.

Block Diagrams



FDP-Link to FPD-Link II Convertor

30105028

Ordering Information

NSID	Package Description	Quantity	SPEC	Package ID
DS90UR907QSQE	36-pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch	250	NOPB	SQA36A
DS90UR907QSQ	36-pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch	1000	NOPB	SQA36A
DS90UR907QSQX	36-pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch	2500	NOPB	SQA36A

Note: Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market, including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades defined in the AEC Q100 standard. Automotive Grade products are identified with the letter Q. For more information go to http://www.national.com/automotive.

≥±15 kV

≥±250 V

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

36L LLP Package

Maximum Power Dissipation

Capacity at 25°C

Derate above 25 °C 1/ θ_{JA} °C/W θ_{JA} 27.4 °C/W θ_{JC} 4.5 °C/W ESD Rating (IEC, powered-up only), R_D = 330 Ω , C_S = 150pF Air Discharge (R_{IN+}, R_{IN-}) $\geq \pm 30 \text{ kV}$

Contact Discharge (R_{IN+}, R_{IN-})

ESD Rating (ISO10605), R_D = 330 Ω , C_S = 150 & 330pF

Air Discharge

(R_{IN+}, R_{IN-}) ≥±15 kV

Contact Discharge

 (R_{IN+}, R_{IN-}) $\geq \pm 8 \text{ kV}$

ESD Rating (ISO10605), $\rm R_D = 2k\Omega,\, \rm C_S = 150~\&~330pF$

Air Discharge (R_{IN+}, R_{IN-})

Contact Discharge $(\mathsf{R}_{\mathsf{IN+}}, \mathsf{R}_{\mathsf{IN-}}) \\ \geq_{\pm 8} \mathsf{kV}$

ESD Rating (HBM) $\geq \pm 8 \text{ kV}$ ESD Rating (CDM) $\geq \pm 1.25 \text{ kV}$

For soldering specifications:

ESD Rating (MM)

see product folder at www.national.com and www.national.com/ms/MS/MS-SOLDERING.pdf

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{DDn})	1.71	1.8	1.89	V
LVCMOS Supply Voltage (V _{DDIO})	1.71	1.8	1.89	V
OR				
LVCMOS Supply Voltage (V _{DDIO})	3.0	3.3	3.6	V
Operating Free Air				
Temperature (T_A)	-40	+25	+105	°C
RxCLKIN Frequency	5		65	MHz
Supply Noise (Note 7)			100	mV_{P-P}

DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 2, Note 3, Note 4)

≥±6 kV

Symbol	Parameter	Condition	ns	Pin/Freq.	Min	Тур	Max	Units		
LVCMOS I	NPUT DC SPECIFICATIONS									
		V _{DDIO} = 3.0 to 3.6V	2.2		V _{DDIO}	V				
V_{IH}	High Level Input Voltage	$V_{\rm DDIO} = 1.71 \text{ to } 1.89V$			0.65* V _{DDIO}		V _{DDIO}	V		
		$V_{DDIO} = 3.0 \text{ to } 3.6 \text{V}$		PDB,	GND		0.8	V		
V_{IL}	Low Level Input Voltage	$V_{\rm DDIO} = 1.71 \text{ to } 1.89V$		VODSEL, MAPSEL, CONFIG[1:0],	GND		0.35* V _{DDIO}	V		
	Input Current	V = 0V or V	$V_{DDIO} = 3.0$ to 3.6V	BISTEN			-15	±1	+15	μA
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{DDIO}$ $V_{DDIO} = 1.7$ to 1.89V		-15	±1	+15	μA			
FPD-LINK	LVDS RECEIVER DC SPECIF	FICATIONS		-						
V _{TH}	Differential Threshold High Voltage						+100	- mV		
V _{TL}	Differential Threshold Low Voltage	V _{CM} = 1.2V, <i>Figure 1</i>		RxIN[3:0]+/-,	-100			IIIV		
IV _{ID} I	Differential Input Voltage Swing				200		600	mV		
V	Common Mode Voltage	$V_{DDIO} = 3.3V$			0	1.2	2.4	V		
V _{CM}	Common Mode Voltage	$V_{\rm DDIO} = 1.8V$			0	1.2	1.55	_ v		
I _{IN}	Input Current				-15	±1	+15	μA		

Symbol	Parameter	Condition	ıs	Pin/Freq.	Min	Тур	Max	Units		
	(II LVDS DRIVER DC SPECIFIC							1		
· · · · · · · · · · · · · · · · · · ·	Differential Output Valters		VODSEL = 0		±225	±300	±375			
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$,	VODSEL = 1		±350	±450	±550	mV		
V	Differential Output Voltage	De-emph = disabled, Figure 3	VODSEL = 0			600		mVp-p		
V _{ODp-p}	(DOUT+) – (DOUT-)	- Igure o	VODSEL = 1			900		mVp-p		
ΔV_{OD}	Output Voltage Unbalance	$R_L = 100\Omega$, De-emph = VODSEL = L	disabled,			1	50	mV		
V	Offset Voltage – Single-ended	$R_L = 100\Omega$,	VODSEL = 0			1.65		V		
V _{os}	At TP A & B, Figure 2	De-emph = disabled	VODSEL = 1	DOUT-		1.575		V		
ΔV_{OS}	Offset Voltage Unbalance Single-ended At TP A & B, <i>Figure 2</i>	R_L = 100 Ω , De-emph =	disabled					1		mV
I _{os}	Output Short Circuit Current	DOUT+/- = 0V, De-emph = disabled	VODSEL = 0			-35		mA		
R _T	Internal Termination Resistor				80		120	Ω		
SUPPLY	CURRENT									
I _{DDT1}		Checker Board	V _{DD} = 1.89V	All V _{DD} pins		80	90	mA		
I _{DDIOT1}		Pattern, De-emph = $3 \text{ k}\Omega$,	V _{DDIO} = 1.89V	V _{DDIO}		3	5	mA		
DDIOTI	Supply Current (includes load current)	VODSEL = H, <i>Figure</i> 10	$V_{DDIO} = 3.6V$	DDIO		10	13	mA		
I _{DDT2}	$R_1 = 100\Omega$, $f = 65MHz$	Checker Board	V _{DD} = 1.89V	All V _{DD} pins		75	85	mA		
I _{DDIOT2}		Pattern, De-emph = $6 \text{ k}\Omega$,	V _{DDIO} = 1.89V	V _{DDIO}		3	5	mA		
DDIO12		VODSEL = L, <i>Figure</i> 10	$V_{DDIO} = 3.6V$	DDIO		10	13	mA		
I_{DDZ}			V _{DD} = 1.89V	All V _{DD} pins		60	1000	μΑ		
I _{DDIOZ}	Supply Current Power-down	PDB = 0V , (All other LVCMOS Inputs = 0V)	V _{DDIO} = 1.89V	V _{DDIO}		0.5	10	μA		
-			$V_{DDIO} = 3.6V$]		1	30	μA		

Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
FPD-LIN	FPD-LINK LVDS INPUT									
t _{RSP0}	Receiver Strobe Position-bit 0		0.66	1.10	1.54	ns				
t _{RSP1}	Receiver Strobe Position-bit 1		2.86	3.30	3.74	ns				
t _{RSP2}	Receiver Strobe Position-bit 2	RxCLKIN = 65 MHz,		5.50	5.93	ns				
t _{RSP3}	Receiver Strobe Position-bit 3	RxIN[3:0]	7.25	7.70	8.13	ns				
t _{RSP4}	Receiver Strobe Position-bit 4	Figure 5	9.45	9.90	10.33	ns				
t _{RSP5}	Receiver Strobe Position-bit 5		11.65	12.10	12.53	ns				
t _{RSP6}	Receiver Strobe Position-bit 6		13.85	14.30	14.73	ns				

Symbol	Parameter	Conditions	Min	Тур	Max	Units
FPD-LIN	K II LVDS OUTPUT				•	
t _{HLT}	Output Low-to-High Transition Time	R_L = 100 Ω , De-emphasis = disabled, VODSEL = 0		200		ps
	Figure 4	R_L = 100 Ω , De-emphasis = disabled, VODSEL = 1		200		ps
t _{HLT}	Output High-to-Low Transition Time	R_L = 100 Ω , De-emphasis = disabled, VODSEL = 0		200		ps
	Figure 4	R_L = 100 Ω , De-emphasis = disabled, VODSEL = 1		200		ps
t _{XZD}	Ouput Active to OFF Delay, Figure 7			5	15	ns
t _{PLD}	PLL Lock Time, Figure 6	$R_L = 100\Omega$, (<i>Note 5</i>)		1.5	10	ms
t _{SD}	Delay - Latency, Figure 8	$R_L = 100\Omega$		140*T	145*T	ns
t _{DJIT}	Output Total Jitter, Figure 9	$R_L = 100\Omega$, De-Emph = disabled, RANDOM pattern, RxCLKIN = 43 & 65 MHz(<i>Note 6</i>)		0.26		UI
λ_{STXBW}	Jitter Transfer	RxCLKIN = 43 MHz		2.2		
	Function -3 dB Bandwidth(<i>Note</i> 8, <i>Note</i> 9)	RxCLKIN = 65 MHz		3		MHz
δ_{STX}	Jitter Transfer	RxCLKIN = 43 MHz		1		
	Function Peaking(<i>Note 8</i> , <i>Note 9</i>)	RxCLKIN = 65 MHz		1		dB

Recommended Timing for the Serial Control Bus Over 3.3V supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f _{SCL}	COL Clast Francisco	Standard Mode	0		100	kHz
	SCL Clock Frequency	Fast Mode	0		400	kHz
t _{LOW}	COL Law Bardad	Standard Mode	4.7			us
	SCL Low Period	Fast Mode	1.3			us
t _{HIGH}	COL High David	Standard Mode	4.0			us
	SCL High Period	Fast Mode	0.6			us
t _{HD;STA}	Hold time for a start or a	Standard Mode	4.0			us
,-	repeated start condition, Figure 12	Fast Mode	0.6			us
t _{SU:STA}	Set Up time for a start or a	Standard Mode	4.7			us
	repeated start condition, Figure 12	Fast Mode	0.6			us
t _{HD;DAT}	Data Hold Time,	Standard Mode	0		3.45	us
	Figure 12	Fast Mode	0		0.9	us
t _{SU;DAT}	Data Set Up Time,	Standard Mode	250			ns
	Figure 12	Fast Mode	100			ns
t _{SU;STO}	Set Up Time for STOP	Standard Mode	4.0			us
	Condition, Figure 12	Fast Mode	0.6			us
t _{BUF}	Bus Free Time	Standard Mode	4.7			us
	Between STOP and START, Figure 12	Fast Mode	1.3			us
t _r	SCL & SDA Rise Time,	Standard Mode			1000	ns
	Figure 12	Fast Mode			300	ns
t _f	SCL & SDA Fall Time,	Standard Mode			300	ns
	Figure 12	Fast mode			300	ns

DC and AC Serial Control Bus Characteristics

Over 3.3V supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IH}	Input High Level	SDA and SCL	0.7* V _{DDIO}		V _{DDIO}	V
V _{IL}	Input Low Level Voltage	SDA and SCL	GND		0.3* V _{DDIO}	V
V _{HY}	Input Hysteresis			>50		mV
V _{OL}		SDA, IOL = 1.25mA	0		0.36	V
I _{in}		SDA or SCL, Vin = V _{DDIO} or GND	-10		+10	μA
t _R	SDA RiseTime – READ	ODA DDI 4010 OL 4400 E E		430		ns
t _F	SDA Fall Time – READ	SDA, RPU = $10k\Omega$, Cb $\leq 400pF$, Figure 12		20		ns
t _{SU;DAT}	Set Up Time — READ	Figure 12		560		ns
t _{HD;DAT}	Hold Up Time — READ	Figure 12		615		ns
t _{SP}	Input Filter			50		ns
C _{in}	Input Capacitance	SDA or SCL		<5		pF

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: Typical values represent most likely parametric norms at $V_{DD} = 3.3V$, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 4: Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

Note 5: t_{PLD} is the time required by the device to obtain lock when exiting power-down state with an active RxCLKIN.

Note 6: UI – Unit Interval is equivalent to one serialized data bit width (1UI = 1 / 28*RxCLKIN). The UI scales with RxCLKIN frequency.

Note 7: Supply noise testing was done with minimum capacitors on the PCB. A sinusoidal signal is AC coupled to the V_{DDn} (1.8V) supply with amplitude = 100 mVp-p measured at the device V_{DDn} pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 750 kHz. The Des on the other hand shows no error when the noise frequency is less than 400 kHz.

8

Note 8: Specification is guaranteed by characterization and is not tested in production.

Note 9: Specification is guaranteed by design and is not tested in production.

AC Timing Diagrams and Test Circuits




FIGURE 1. FPD-Link DC VTH/VTL Definition




FIGURE 2. Output Test Circuit




FIGURE 3. Output Waveforms



FIGURE 4. Output Transition Times




FIGURE 5. FPD-Link Input Jitter Tolerance




FIGURE 6. Lock Time




FIGURE 7. Disable Time




FIGURE 8. Latency Delay




FIGURE 9. Output Jitter




FIGURE 10. Checkerboard Data Pattern




FIGURE 11. BIST PASS Waveform




FIGURE 12. Serial Control Bus Timing Diagram




FIGURE 13. Typical IDDT (1.8V Supply) Current as a function of RxCLK

Functional Description

The DS90UR907Q converter transmits an FPD-Link interface (4 LVDS data channels + 1 LVDS clock) with total of 27–bits of data (24–high speed bits and 3 low speed video control signals) over a single serial FPD-Link II pair. The serial stream also contains an embedded clock and the DC-balance information which enhances signal quality and supports AC coupling. The device is intended for use with DS90UR908Q or DS90UR906Q, but is backward compatible with previous generations of FPD-Link II as well.

The DS90UR907Q can operate in 24-bit color mode(with VS,HS,DE encoded in the serial stream) or in 18-bit color mode.

The DS90UR907Q can be configured via external pins or through the optional serial control bus. It features enhance signal quality on the link by supporting: selectable VOD level, selectable de-emphasis signal conditioning and also the FPD-Link II data coding that provides randomization, scrambling, and DC Balanacing of the video data. It also includes multiple features to reduce EMI associated with display data transmission. This includes the randomization and scrambling of the data and also the system spread spectrum PCLK

support. The DS90UR907Q features power saving with a powerdown mode, and auto stop clock feature.

See also the Functional Description of the serial control bus and BIST modes.

The Block Diagram is shown at the beginning of this datasheet.

DATA TRANSFER

The DS90UR907Q transmits a pixel of data in the following format: C1 and C0 represent the embedded clock in the serial stream. C1 is always HIGH and C0 is always LOW. b[23:0] contain the scrambled RGB data. DCB is the DC-Balanced control bit. DCB is used to minimize the short and long-term DC bias on the signal lines. This bit determines if the data is unmodified or inverted. DCA is used to validate data integrity in the embedded data stream and can also contain encoded control (VS,HS,DE). Both DCA and DCB coding schemes are generated by the DS90UR907Q and decoded by the paring deserializer automatically. *Figure 14* illustrates the serial stream per PCLK cycle.

Note: The figure only illustrates the bits but does not actually represent the bit location as the bits are scrambled and balanced continuously.




FIGURE 14. FPD-Link II Serial Stream

OPERATING MODES AND BACKWARD COMPATIBILITY (CONFIG[1:0])

The DS90UR907Q is backward compatible with previous generations of FPD-Link II deserializers. Configuration modes are provided for backwards compatibility with the DS90C124 FPD-Link II Generation 1, and also the DS90UR124 FPD-Link II Generation 2 deserializers by setting the respective mode with the CONFIG[1:0] pins as shown in *Table 1*. The selection also determine whether the Video Control Signal filter feature is enabled or disabled in Normal mode.

TABLE 1. DS90UR907Q Configuration Modes

CON FIG1	CON FIG0	Mode	Des Device
L	L	Normal Mode, Control	DS90UR908Q,
		Signal Filter disabled	DS90UR906Q
L	Н	Normal Mode, Control	DS90UR908Q,
		Signal Filter enabled	DS90UR906Q
Н	L	Backwards Compatible	DS90UR124,
		GEN2	DS99R124
Н	Н	Backwards Compatible GEN1	DS90C124

VIDEO CONTROL SIGNAL FILTER

When operating the devices in Normal Mode, the Video Control Signals (DE, HS, VS) have the following restrictions:

- Normal Mode with Control Signal Filter Enabled:
 DE and HS Only 2 transitions per 130 clock cycles are transmitted, the transition pulse must be 3 PCLK or longer.
- Normal Mode with Control Signal Filter Disabled: DE and HS — Only 2 transitions per 130 clock cycles are transmitted, no restriction on minimum transition pulse.
- VS Only 1 transition per 130 clock cycles are transmitted, minimum pulse width is 130 clock cycles.

Video Control Signals are defined as low frequency signals with limited transitions. Glitches of a control signal can cause a visual display error. This feature allows for the chipset to validate and filter out any high frequency noise on the control signals. See *Figure 15*.




FIGURE 15. Video Control Signal Filter Wavefrom

COLOR BIT MAPPING SELECT

The DS90UR907Q can be configured to accept 24-bit color (8-bit RGB) with 2 different mapping schemes: LSBs on RxIN

[3] shown in *Figure 16* or MSBs on RxIN[3] shown in *Figure 17*. The mapping scheme is controlled by MAPSEL pin or by Register.




FIGURE 16. 8-bit FPD-LInk Mapping: LSB's on RxIN3




FIGURE 17. 8-bit FPD-LInk Mapping: MSB's on RxIN3

EMI REDUCTION FEATURES

Spread Spectrum Compatibility

The RxCLKIN of the FPD-Link input is capable of tracking spread spectrum clocking (SSC) from a host source. The Rx-CLKIN will accept spread spectrum, tracking up to 35kHz modulation and ± 0.5 , ± 1 or $\pm 2\%$ deviations (center spread). The maximum conditions for the RxCLKIN input are: a modulation frequency of 35kHz and amplitude deviations of $\pm 2\%$ (4% total).

SIGNAL QUALITY ENHANCERS

VOD Select (VODSEL)

The DS90UR907Q differential output voltage may be increased by setting the VODSEL pin High. When VODSEL is Low, the DC VOD is at the standard (default) level. When VODSEL is High, the DC VOD is increased in level. The increased VOD is useful in extremely high noise environments and also on extra long cable length applications. When using de-emphasis it is recommended to set VODSEL = H to avoid excessive signal attenuation especially with the larger deemphasis settings. This feature may be controlled by the external pin or by register.

TABLE 2. Differential Output Voltage

Input	Effect				
VODSEL	VOD mV	VOD mVp-p			
Н	±450	900			
L	±300	600			

De-Emphasis (De-Emph)

The De-Emph pin controls the amount of de-emphasis beginning one full bit time after a logic transition that the device drives. It is the signal conditioning function for use in compensating against cable transmission loss. This pin should be left open for standard switching currents (no de-emphasis) or if controlled by register. De-emphasis is selected by connecting a resistor on this pin to ground, with R value between 0.5 $k\Omega$ to 1 $M\Omega$, or by register setting. When using De-Emphasis it is recommended to set VODSEL = H.

TABLE 3. De-Emphasis Resistor Value

Resistor Value (kΩ)	De-Emphasis Setting		
Open	Disabled		
0.6	- 12 dB		
1.0	- 9 dB		
2.0	- 6 dB		
5.0	- 3 dB		




FIGURE 18. De-Emph vs. R value

POWER SAVING FEATURES

Power Down Feature (PDB)

The DS90UR907Q has a PDB input pin to ENABLE or POW-ER DOWN the device. This pin is controlled by the host and is used to save power, disabling the link when the display is not needed. In the POWER DOWN mode, the high-speed driver outputs are both pulled to VDD and present a 0V VOD state. Note – in POWER DOWN, the optional Serial Bus Control Registers are **RESET**.

Stop Clock Feature

The DS90UR907Q will enter a low power SLEEP state when the RxCLKIN is stopped. A STOP condition is detected when the input clock frequency is less than 3 MHz. The clock should be held at a static Low or high state. When the RxCLKIN starts again, the device will then lock to the valid input RxCLKIN and then transmits the RGB data to the desializer. Note – in STOP CLOCK SLEEP, the optional Serial Bus Control Registers values are **RETAINED**.

1.8V or 3.3V VDDIO Operation

The DS90UR907Q parallel control bus operate with 1.8 V or 3.3 V levels ($V_{\rm DDIO}$) for host compatibility. The 1.8 V levels will offer a system power savings.

OPTIONAL SERIAL BUS CONTROL

Please see the following section on the optional Serial Bus Control Interface.

Built In Self Test (BIST)

An optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link. This is useful in the prototype stage, equipment production, in-system test and also for system diagnostics. In the BIST mode only a input clock is required along with control to the DS90UR907Q and deserializer BISTEN input pins. The DS90UR907Q outputs a test pattern (PRBS7) and drives the link at speed. The deserializer detects the PRBS7 pattern and monitors it for errors. A PASS output pin toggles to flag any payloads that are received with 1 to 24 errors. Upon completion of the test, the result of the test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the deserializer BISTEN pin.

Inter-operability is supported between this FPD-Link II device and all FPD-Link II generations (Gen 1/2/3) — see respective datasheets for details on entering BIST mode and control.

Sample BIST Sequence

See Figure 19 for the BIST mode flow diagram.

Step 1: Place the DS90UR907Q in BIST Mode by setting Ser BISTEN = H. The BIST Mode is enabled via the BISTEN pin. An RxCLKIN is required for all the Ser options. When the deserializer detects the BIST mode pattern and command (DCA and DCB code) the RGB and control signal outputs are shut off.

Step 2: Place the pairing deserializer in BIST mode by setting the BISTEN = H. The Des is now in the BIST mode and checks the incoming serial payloads for errors. If an error in the payload (1 to 24) is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

Step 3: To Stop the BIST mode, the deserializer BISTEN pin is set Low. The deserializer stops checking the data and the final test result is held on the PASS pin. If the test ran error free, the PASS output will be High. If there was one or more errors detected, the PASS output will be Low. The PASS output state is held until a new BIST is run, the device is RESET, or Powered Down. The BIST duration is user controlled by the duration of the BISTEN signal.

Step 4: To return the link to normal operation, the DS90UR907Q BISTEN input is set Low. The Link returns to normal operation.

Figure 20 shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect, reducing signal condition enhancements (De-Emphasis, VODSEL, or deserializer Equalization).




FIGURE 19. BIST Mode Flow Diagram

BER Calculations

It is possible to calculate the approximate Bit Error Rate (BER). The following is required:

- Pixel Clock Frequency (MHz)
- BIST Duration (seconds)
- BIST test Result (PASS)

The BER is less than or equal to one over the product of 24 times the RxCLKIN rate times the test duration. If we assume a 65MHz RxCLKIN, a 10 minute (600 second) test, and a PASS, the BERT is ≤ 1.07 X 10E-12

The BIST mode runs a check on the data payload bits. The LOCK pin also provides a link status. It the recovery of the C0 and C1 bits does not reconstruct the expected clock signal, the LOCK pin will switch Low. The combination of the LOCK and At-Speed BIST PASS pin provides a powerful tool for system evaluation and performance monitoring.




FIGURE 20. BIST Waveforms

Optional Serial Bus Control

The DS90UR907Q may be configured by the use of a serial control bus that is I2C protocol compatible. By default, the I2C reg_0x00'h is set to 00'h and all configuration is set by control/strap pins. A write of 01'h to reg_0x00'h will enable/allow configuration by registers; this will override the control/strap pins. Multiple devices may share the serial control bus since multiple addresses are supported. See *Figure 21*.

The serial bus is comprised of three pins. The SCL is a Serial Bus Clock Input. The SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pull up resistor to $\rm V_{\rm DDIO}$. For most applications a 4.7 k pull up resistor to $\rm V_{\rm DDIO}$ may be used. The resistor value may be adjusted for capacitive loading and data rate requirements. The signals are either pulled High, or driven Low.




FIGURE 21. Serial Control Bus Connection

The third pin is the ID[X] pin. This pin sets one of four possible device addresses. Two different connections are possible. The pin may be pulled to V_{DD} (1.8V, NOT $V_{DDIO}))$ with a 10 $k\Omega$ resistor. Or a 10 $k\Omega$ pull up resistor (to V_{DD} 1.8V, NOT $V_{DDIO}))$ and a pull down resistor of the recommended value to set other three possible addresses may be used. See *Table* 4

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SCL transitions Low while SDA is High. A STOP occurs when SDA transition High while SCL is also HIGH. See *Figure 22*




FIGURE 22. START and STOP Conditions

To communicate with a remote device, the host controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus low. If the address doesn't match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled High. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in *Figure 23* and a WRITE is shown in *Figure 24*.

If the Serial Bus is not required, the three pins may be left open (NC).

TABLE 4. ID[x] Resistor Value – DS90UR907Q

Resistor RID kΩ	Address 7'b	Address 8'b 0 appended (WRITE)
0.47	7b' 110 1001 (h'69)	8b' 1101 0010 (h'D2)
2.7	7b' 110 1010 (h'6A)	8b' 1101 0100 (h'D4)
8.2	7b' 110 1011 (h'6B)	8b' 1101 0110 (h'D6)
Open	7b' 110 1110 (h'6E)	8b' 1101 1100 (h'DC)




FIGURE 23. Serial Control Bus — READ



FIGURE 24. Serial Control Bus — WRITE

TABLE 5. Serial Bus Control Registers

ADD (dec)	1	Register Name	Bit(s)	R/W	Defa ult (bin)	Function	Description	
0	0 0 Ser Config 1 7 R/W 0		0	Reserved	Reserved			
			6	R/W	0	MAPSEL	0: LSB on RxIN3 1: MSB on RxIN3	
			5	R/W	0	VODSEL	0: Low 1: High	
			4:2	R/W	00	Reserved	Reserved	
			1	R/W	0	SLEEP	Note – not the same function as PowerDown (PDB) 0: normal mode 1: Sleep Mode – Register settings retained.	
			0	R/W	0	REG	Configurations set from control pins Configuration set from registers (except I2C_ID)	
1	1 1 Device		Device ID 7		0	REG ID	0: Address from ID[X] Pin 1: Address from Register	
			6:0	R/W	1101 000	ID[X]	Serial Bus Device ID, Five IDs are: 7b '1101 000 (h'68) 7b '1101 001 (h'69) 7b '1101 010 (h'6A) 7b '1101 011 (h'6B) 7b '1101 110 (h'6E) All other addresses are <i>Reserved</i> .	
2	2 2 De-Emphasis 7:5 R/W 000 De-E Setting		000: set by external Resistor 001: -1 dB 010: -2 dB 011: -3.3 dB 100: -5 dB 101: -6.7 dB 110: -9 dB 111: -12 dB					
			4	R/W	0	De-E EN	0: De-Emphasis Enabled 1: De-Emphasis Disabled	
			3:0	R/W	000	Reserved	Reserved	

Applications Information

DISPLAY APPLICATION

The DS90UR907Q and DS90UR908Q chipset is intended for interface between a host (graphics processor) and a Display. It supports an 24-bit color depth (RGB888) and up to 1024 X 768 display formats. In a RGB888 application, 24 color bits (R[7:0], G[7:0], B[7:0]), Pixel Clock (PCLK) and three control bits (VS, HS and DE) are supported across the serial link with PCLK rates from 5 to 65 MHz. The chipset may also be used in 18-bit color applications. In this application three to six general purpose signals may also be sent from host to display.

TYPICAL APPLICATION CONNECTION

Figure 25 shows a typical application of the DS90UR907Q for a 65 MHz 24-bit Color Display Application. The LVDS inputs of the FPD-Link interface require external 100 Ω terminations. The LVDS outputs of FPD-Link II require 100 nF AC coupling

capacitors to the line. The line driver includes internal termination. Bypass capacitors are placed near the power supply pins. At a minimum, four 0.1 µF capacitors and a 4.7 µF capacitor should be used for local device bypassing. System GPO (General Purpose Output) signals control the PDB and BISTEN pins. The application assumes the companion deserializer (DS90UR908Q) therefore the configuration pins are also both tied Low. In this example the cable is long, therefore the VODSEL pin is tied High and a De-Emphasis value is selected by the resistor R1. The interface to the host is with 1.8 V LVCMOS levels, thus the VDDIO pin is connected also to the 1.8V rail. The Optional Serial Bus Control is not used in this example, thus the SCL, SDA and ID[x] pins are left open. A delay capacitor and resistor is placed on the PDB signal to delay the enabling of the device until power is stable. Bypass capacitors are placed near the power supply pins. Ferrite beads are placed on the power lines for effective noise suppression.




FIGURE 25. Typical Connection Diagram

POWER UP REQUIREMENTS AND PDB PIN

The VDD (V_{DDn} and V_{DDIO}) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB pin is needed to ensure PDB arrives after all the VDD have settled to the recommended operating voltage. When PDB pin is pulled to V_{DDIO}, it is recommended to use a 10 k Ω pull-up and a 22 uF cap to GND to delay the PDB input signal.

TRANSMISSION MEDIA

The DS90UR907Q and the companion deserializer chipset is intended to be used in a point-to-point configuration, through a PCB trace, or through twisted pair cable. The DS90UR907Q provide internal terminations providing a clean signaling environment. The interconnect for LVDS should present a dif-

ferential impedance of 100 Ohms. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Shielded or un-shielded cables may be used depending upon the noise environment and application requirements.

ALTERNATE COLOR / DATA MAPPING

Color Mapped data pin names are provided to specify a recommended mapping for 24-bit and 18-bit Applications. When connecting to earlier generations of FPD-Link II deserializer devices, a color mapping review is recommended to ensure the correct connectivity is obtained. *Table 6* provides examples for interfacing between DS90UR907Q and different deserializers.

TABLE 6. Alternate Color / Data Mapping

FPD-Link	Bit Number	RGB (LSB Example)		DS90UR906Q	DS90UR124	DS99R124Q	DS90C124
RxIN3	Bit 26	B1		B1		N/A	
	Bit 25	B0		B0			
	Bit 24	G1		G1			
	Bit 23	G0		G0			
	Bit 22	R1		R1			
	Bit 21	R0		R0			
RxIN2	Bit 20	DE		DE	ROUT20	TxOUT2	ROUT20
	Bit 19	VS		VS	ROUT19		ROUT19
	Bit 18	HS		HS	ROUT18		ROUT18
	Bit 17	В7		B7	ROUT17		ROUT17
	Bit 16	B6		B6ROUT10	ROUT16		ROUT16
	Bit 15	B5		B5	ROUT15		ROUT15
	Bit 14	B4		B4	ROUT14		ROUT14
RxIN1	Bit 13	В3		B3	ROUT13	TxOUT1	ROUT13
	Bit 12	B2		B2	ROUT12		ROUT12
	Bit 11	G7		G7	ROUT11		ROUT11
	Bit 10	G6		G6	ROUT10		ROUT10
	Bit 9	G5		G5	ROUT9		ROUT9
	Bit 8	G4		G4	ROUT8		ROUT8
	Bit 7	G3		G3	ROUT7		ROUT7
RxIN0	Bit 6	G2		G2	ROUT6	TxOUT0	ROUT6
	Bit 5	R7		R7	ROUT5		ROUT5
	Bit 4	R6		R6	ROUT4		ROUT4
	Bit 3	R5		R5	ROUT3		ROUT3
	Bit 2	R4		R4	ROUT2		ROUT2
	Bit 1	R3		R3	ROUT1		ROUT1
	Bit 0	R2		R2	ROUT0		ROUT0
	N/A * These bits are not supported by				ROUT23*	OS2*	ROUT23*
* These b				N/A	ROUT22*	OS1*	ROUT22*
	DS90UR907Q				ROUT21*	OS0*	ROUT21*
DS90UR907Q MAPSEL = 0 Settings			CONFIG [1:0] = 00	CONFIG [1:0] = 10		CONFIG [1:0] = 11	

PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the LVDS devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the LVDS lines to prevent coupling from the LVCMOS lines to the LVDS lines. Closely-coupled differential lines of 100 Ohms are typically recommended for LVDS interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the LLP style package is provided in National Application Note: AN-1187.

LVDS INTERCONNECT GUIDELINES

See AN-1108 and AN-905 for full details.


- Use 100Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
 - -S = space between the pair
 - -2S = space between pairs
 - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the National web site at: www.national.com/lvds

Revision History

- 03/30/2010 Initial Release
- 04/14/2010 Update Table 5 Addr 0[4:2] = Reserved' Addr 0[5] = VODSEL
- 06/22/2010 Update all final AC and DC parameter limits; Add typical IDDT curve
- 07/26/2010 Update IDDT condition; and FPD Link IIN limit

Physical Dimensions inches (millimeters) unless otherwise noted



36-pin LLP Package (6.0 mm X 6.0 mm X 0.8 mm, 0.5 mm pitch) NS Package Number SQA36AC

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com