

# National Semiconductor DS92LV2421/DS92LV2422

DS92LV2421/DS92LV2422 10 to 75 MHz, 24-bit Channel Link II Serializer and Deserializer

# 10 to 75 MHz, 24-bit Channel Link II Serializer and Deserializer

## **General Description**

The DS92LV2421 (Serializer) / DS92LV2422 (Deserializer) chipset translates a parallel 24-bit LVCMOS data interface into a single high-speed CML serial interface with embedded clock information. This single serial stream eliminates skew issues between clock and data, reduces connector size and interconnect cost for transferring a 24-bit or less, bus over FR-4 printed circuit board backplanes, and balanced cables.

In addition to the 24-bit data bus interface, the DS92LV2421 and DS92LV2422 also features a 3-bit control bus for slow speed signals. This allows implementing video and display applications with up to 24-bits per pixel (RGB).

Programmable transmit de-emphasis, receive equalization, on-chip scrambling and DC balancing enables longer distance transmission over lossy cables and backplanes. The DS92LV2422 automatically locks to incoming data without an external reference clock or special sync patterns, providing easy "plug-and-go" operation. EMI is minimized by the use of low voltage differential signaling, receiver drive strength control, and spread spectrum clocking capability.

The DS92LV2421, DS92LV2422 chipset is programmable though an I2C interface as well as through pins. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.

The DS92LV2421 is offered in a 48-pin LLP and the DS92LV2422 is offered in a 60-pin LLP package. Both devices operate over the full industrial temperature range of -40° C to +85°C.

### Features

- 24-bit data, 3-bit control, 10 75 MHz clock
- AC coupled STP interconnect cable up to 10 meters
- Integrated terminations on Ser and Des
- AT-SPEED link BIST mode and reporting pin
- Optional I2C compatible Serial Control Bus
- Power down mode minimizes power dissipation
- 1.8V or 3.3V compatible LVCMOS I/O interface
- -40° to +85°C temperature range

#### >8 kV HBM

#### SERIALIZER — DS92LV2421


- Data scrambler for reduced EMI
- DC-balance encoder for AC coupling
- Selectable output VOD and adjustable de-emphasis

#### DESERIALIZER — DS92LV2422

- FAST random data lock; no reference clock required
- Adjustable input receiver equalization
- LOCK (real time link status) reporting pin
- EMI minimization on output parallel bus (SSCG)
- Output Slew control (OS)

### **Applications**


- Embedded Video and Display
- Medical Imaging
- **Factory Automation**
- Office Automation Printer, Scanner
- Security and Video Surveillance
- General purpose data communication



## **Applications Diagram**

© 2011 National Semiconductor Corporation 301101


# **Block Diagrams**



30110129

# **Ordering Information**

NSID	Package Description	Quantity	SPEC	Package ID
DS92LV2421SQE	48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch	250	NOPB	SQA48A
DS92LV2421SQ	48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch	1000	NOPB	SQA48A
DS92LV2421SQX	48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch	2500	NOPB	SQA48A
DS92LV2422SQE	60-pin LLP, 9.0 X 9.0 X 0.8 mm, 0.5 mm pitch	250	NOPB	SQA60B
DS92LV2422SQ	60-pin LLP, 9.0 X 9.0 X 0.8 mm, 0.5 mm pitch	1000	NOPB	SQA60B
DS92LV2422SQX	60-pin LLP, 9.0 X 9.0 X 0.8 mm, 0.5 mm pitch	2500	NOPB	SQA60B



# **DS92LV2421 Serializer Pin Descriptions**


Pin Name	Pin #	I/O, Type	Description			
LVCMOS P	Parallel Interface	9				
DI[7:0]	34, 33, 32, 29,	I, LVCMOS	Parallel Interface Data Input Pins			
	28, 27, 26, 25	w/ pull-down	For 8-bit RED Display: DI7 = R7 – MSB, DI0 = R0 – LSB.			
DI[15:8]	42, 41, 40, 39,	I, LVCMOS	Parallel Interface Data Input Pins			
	38, 37, 36, 35	w/ pull-down	For 8-bit GREEN Display: DI15 = G7 – MSB, DI8 = G0 – LSB.			
DI[23:16] 2, 1, 48, 47, I, LVCMOS Parallel Interface Data Input Pins			Parallel Interface Data Input Pins			
	46, 45, 44, 43 w/ pull-down For 8-bit BLUE Display: DI23 = B7 - MSB, DI16 = B0 - LSB.					
CI1	5	I, LVCMOS	Control Signal Input			
		w/ pull-down	For Display/Video Application: Cl1 = Data Enable Input			
			Control signal pulse width must be 3 clocks or longer to be transmitted when the Control			
			Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum			
			transition pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00). The signal			
			is limited to 2 transitions per 130 clocks regardless of the Control Signal Filter setting.			
CI2	3	I, LVCMOS	Control Signal Input			
		w/ pull-down	For Display/Video Application: Cl2 = Horizontal Sync Input			
			Control signal pulse width must be 3 clocks or longer to be transmitted when the Control			
			Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum			
			transition pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00). The signal			
			is limited to 2 transitions per 130 clocks regardless of the Control Signal Filter setting.			
CI3	4	I, LVCMOS	Control Signal Input			
		w/ pull-down	For Display/Video Application: CI3 = Vertical Sync Input			
			Cl3 is limited to 1 transition per 130 clock cycles. Thus, the minimum pulse width allowed			
			is 130 clock cycle wide.			

DS92LV2421/DS92LV2422

Pin Name	Pin #	I/O, Type	Description
CLKIN	10	I, LVCMOS	Clock Input
		w/ pull-down	Latch/data strobe edge set by RFB pin.
Control and	d Configuration	า	
PDB	21	I, LVCMOS w/ pull-down	Power-down Mode Input PDB = 1, Ser is enabled (normal operation). Refer to "Power Up Requirements and PDB Pin" in the Applications Information Section. PDB = 0, Ser is powered down. When the Ser is in the power-down state, the driver outputs (DOUT+/-) are both logic high, the PLL is shutdown, IDD is minimized. Control Registers are <b>RESET</b> .
VODSEL	24	I, LVCMOS w/ pull-down	Differential Driver Output Voltage Select (This is can also be control by I2C register.) VODSEL = 1, LVDS VOD is ±420 mV, 840 mVp-p (typ) — long cable / De-Emph apps VODSEL = 0, LVDS VOD is ±280 mV, 560 mVp-p (typ) — short cable (no De-emph), low power mode.
De-Emph	23	I, Analog w/ pull-up	De-Emphasis Control (This can also be controlled by I2C register access.) De-Emph = open (float) - disabled To enable De-emphasis, tie a resistor from this pin to GND or control via register. See <i>Table 4</i> .
RFB	11	I, LVCMOS w/ pull-down	Clock Input Latch/Data Strobe Edge Select (This can also be controlled by I2C register access.) RFB = 1, parallel interface data and control signals are latched on the rising clock edge. RFB = 0, parallel interface data and control signals are latched on the falling clock edge.
CONFIG [1:0]	13, 12	I, LVCMOS w/ pull-down	00: Control Signal Filter DISABLED 01: Control Signal Filter ENABLED 10: Reverse compatibility mode to interface with the DS90UR124 or DS99R124Q 11: Reverse compatibility mode to interface with the DS90C124
ID[x]	6	I, Analog	I2C Serial Control Bus Device ID Address Select — Optional Resistor to Ground and 10 k $\Omega$ pull-up to 1.8V rail. See <i>Table 11</i> .
SCL	8	I, LVCMOS	I2C Serial Control Bus Clock Input - Optional SCL requires an external pull-up resistor to V <sub>DDIO</sub> .
SDA	9	I/O, LVCMOS Open Drain	I2C Serial Control Bus Data Input / Output - Optional SDA requires an external pull-up resistor V <sub>DDIO</sub> .
BISTEN	31	I, LVCMOS w/ pull-down	BIST Mode — Optional BISTEN = 0, BIST is disabled (normal operation) BISTEN = 1, BIST is enabled
RES[2:0]	18, 16, 15	I, LVCMOS w/ pull-down	Reserved - tie LOW
Channel-Li	nk II — CML Se	erial Interface	
DOUT+	20	O, CML	Non–Inverting Output. The output must be AC Coupled with a 0.1 $\mu$ F capacitor.
DOUT-	19	O, CML	Inverting Output. The output must be AC Coupled with a 0.1 µF capacitor.
Power and	Ground (see N	OTE below)	
VDDL	7	Power	Logic Power, 1.8 V ±5%
VDDP	14	Power	PLL Power, 1.8 V ±5%
VDDHS	17	Power	TX High Speed Logic Power, 1.8 V ±5%
VDDTX	22	Power	Output Driver Power, 1.8 V ±5%
VDDIO	30	Power	LVCMOS I/O Power, 1.8 V ±5% OR 3.3 V ±10%
GND	DAP	Ground	DAP is the large metal contact at the bottom side, located at the center of the LLP package. <b>Connect to the ground plane</b> (GND) with at least 9 vias.

NOTE: 1= HIGH, 0 L= LOW

The VDD ( $V_{DDn}$  and  $V_{DDIO}$ ) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB pin is needed to ensure PDB arrives after all the VDD have settled to the recommended operating voltage.



# **DS92LV2422 Deserializer Pin Descriptions**

Pin Name	Pin #	I/O, Type	Description
LVCMOS Para	llel Interface	3	
DO[7:0]	33, 34, 35,	I, STRAP,	Parallel Interface Data Output Pins
	36, 37, 39,	O, LVCMOS	For 8-bit RED Display: DO7 = R7 – MSB, DO0 = R0 – LSB.
	40, 41		In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See <i>Table 8</i> ). These
			pins are inputs during power-up (See STRAP Inputs).
DO[15:8]	20, 21, 22,	I, STRAP,	Parallel Interface Data Output Pins
	23, 25, 26,	O, LVCMOS	For 8–bit GREEN Display: DO15 = G7 – MSB, DO8 = G0 – LSB.
	27, 28		In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See <i>Table 8</i> ). These
			pins are inputs during power-up (See STRAP Inputs).
DO[23:16]	9, 10, 11,	I, STRAP,	Parallel Interface Data Input Pins
	12, 14, 17,	O, LVCMOS	For 8-bit BLUE Display: DO23 = B7 – MSB, DO16 = B0 – LSB.
	18, 19		In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See <i>Table 8</i> ). These
			pins are inputs during power-up (See STRAP Inputs).

5

001			
CO1	6	O, LVCMOS	Control Signal Output
			For Display/Video Application:
			CO1 = Data Enable Output
			Control signal pulse width must be 3 clocks or longer to be transmitted when the Contro
			Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum transit
			pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00).
			The signal is limited to 2 transitions per 130 clocks regardless of the Control Signal Filte
			setting.
			In power-down (PDB = 0), output is controlled by the OSS_SEL pin (See <i>Table 8</i> ).
CO2	8	O, LVCMOS	Control Signal Output
002	0	0, 200100	For Display/Video Application:
			CO2 = Horizontal Sync Output
			Control signal pulse width must be 3 clocks or longer to be transmitted when the Control
			Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum transit
			pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00).
			The signal is limited to 2 transitions per 130 clocks regardless of the Control Signal Filte
			setting.
	_	0.1.101.00	In power-down (PDB = 0), output is controlled by the OSS_SEL pin (See <i>Table 8</i> ).
CO3	7	O, LVCMOS	Control Signal Output
			For Display/Video Application:
			CO3 = Vertical Sync Output
			CO3 is different than CO1 and CO2 because it is limited to 1 transition per 130 clock cycl
			Thus, the minimum pulse width allowed is 130 clock cycle wide.
			The CONFIG[1:0] pins have no affect on CO3 signal
			In power-down (PDB = 0), output is controlled by the OSS_SEL pin (See <i>Table 8</i> ).
CLKOUT	5	O, LVCMOS	Pixel Clock Output
			In power-down (PDB = 0), output is controlled by the OSS_SEL pin (See Table 8). Data
			strobe edge set by RFB.
LOCK	32	O, LVCMOS	LOCK Status Output
			LOCK = 1, PLL is Locked, outputs are active LOCK = 0, PLL is unlocked, DO[23:0], CO
			CO2, CO3 and CLKOUT output states are controlled by OSS_SEL (See Table 8). May
			used as Link Status or to flag when Video Data is active (ON/OFF).
PASS	42	O, LVCMOS	PASS Output (BIST Mode)
		-,	PASS = 1, error free transmission
			PASS = 0, one or more errors were detected in the received payload
			Route to test point for monitoring, or leave open if unused.
Control and Co	nfiguration	STRAP PIN	
	-		
			DIO; for a Low State, the IO includes an internal pull down. The STRAP pins are read upo
		-	Number listed along with shared data output name in square brackets.
CONFIG[1:0]	10 [DO22],	STRAP	00: Control Signal Filter DISABLED
	9 [DO23]	I, LVCMOS	01: Control Signal Filter ENABLED
		w/ pull-down	10: Reverse compatibility mode to interface with the DS90UR241 or DS99R241
			11: Reverse compatibility mode to interface with the DS90C241
LF_MODE	12 [DO20]	STRAP	SSCG Low Frequency Mode
		I, LVCMOS	Only required when SSCG is enabled, otherwise LF_MODE condition is a DON'T CAR
		w/ pull-down	(X).
			LF_MODE = 1, SSCG in low frequency mode (CLK = 10-20 MHz)
			LF_MODE = 0, SSCG in high frequency mode (CLK = 20-65 MHz)
			This can also be controlled by I2C register access.
OS_CLKOUT	11 [DO21]	STRAP	Output CLKOUT Slew Select
	1	I, LVCMOS	OS_CLKOUT = 1, Increased CLKOUT slew rate
		w/ pull-down	OS_CLKOUT = 0, Normal CLKOUT slew rate (default)
			This can also be controlled by I2C register access.

Pin Name	Pin #	I/O, Type	Description
OS_DATA	14 [DO19]	STRAP	Output DO[23:0], CO1, CO2, CO3 Slew Select
		I, LVCMOS	OS_DATA = 1, Increased DO slew rate
		w/ pull-down	OS_DATA = 0, Normal DO slew rate (default)
			This can also be controlled by I2C register access.
OP_LOW	42 [PASS]	STRAP	Outputs held LOW when LOCK = 1
		I, LVCMOS	NOTE: Do not use any other strap options with this strap function enabled
		w/ pull-down	OP_LOW = 1: all outputs are held LOW during power up until released by programming
			OP_LOW release/set register HIGH.
			NOTE: Before the device is powered up, the outputs are in TRI-STATE®
			See <i>Figure 24</i> and <i>Figure 25</i> OP_LOW = 0: all outputs toggle normally as soon as LOCK goes HIGH (default)
			This can also be controlled by I2C register access.
OSS_SEL	17 [DO18]	STRAP	Output Sleep State Select
UUU_ULL		I, LVCMOS	OSS_SEL is used in conjunction with PDB to determine the state of the outputs in Power
		w/ pull-down	Down (Sleep). (See <i>Table 8</i> ).
			NOTE: OSS_SEL STRAP CANNOT BE USED IF OP_LOW = 1
			This can also be controlled by I2C register access.
RFB	18 [DO17]	STRAP	Clock Output Strobe Edge Select
		I, LVCMOS	RFB = 1, parallel interface data and control signals are strobed on the rising clock edge.
		w/ pull-down	RFB = 0, parallel interface data and control signals are strobed on the falling clock edge.
			This can also be controlled by I2C register access.
EQ[3:0]	20 [DO15],	STRAP	Receiver Input Equalization
	21 [DO14],	I, LVCMOS	(See Table 5).
	22 [DO13],	w/ pull-down	This can also be controlled by I2C register access.
	23 [DO12]		
OSC_SEL[2:0]	26 [DO10],	STRAP	Oscillator Selectl
	27 [DO9],	I, LVCMOS	(See <i>Table 9</i> and <i>Table 10</i> ).
	28 [DO8]	w/ pull-down	This can also be controlled by I2C register access.
SSC[3:0]	34 [DO6],	STRAP	Spread Spectrum Clock Generation (SSCG) Range Select
	35 [DO5],	I, LVCMOS	(See Table 6 and Table 7).
	36 [DO4],	w/ pull-down	This can also be controlled by I2C register access.
	37 [DO3]		
MAP_SEL[1:0]	40[D],	STRAP	Bit mapping reverse compatibility / DS90UR241 Options
	41 [D]	I, LVCMOS	Pin or Register Control
		w/ pull-down	Default setting is b'00.
Control and Co	1		
PDB	59	I, LVCMOS	Power Down Mode Input
		w/ pull-down	PDB = 1, Des is enabled (normal operation). Refer to "Power Up Requirements and PDB Pin" in the Applications Information Section.
			PDB = 0, Des is in power-down.
			When the Des is in the power-down state, the LVCMOS output state is determined by <i>Table</i>
			8. Control Registers are <b>RESET</b> .
ID[x]	56	I, Analog	I2C Serial Control Bus Device ID Address Select — Optional
		i, i indiog	Resistor to Ground and 10 k $\Omega$ pull-up to 1.8V rail. (See <i>Table 11</i> ).
SCL	3	I, LVCMOS	I2C Serial Control Bus Clock Input - Optional
OOL	Ŭ		SCL requires an external pull-up resistor to V <sub>DDIO</sub> .
SDA	2	I/O,	I2C Serial Control Bus Data Input / Output - Optional
	<u> </u>	LVCMOS	SDA requires an external pull-up resistor to $V_{DDIO}$ .
		Open Drain	
BISTEN	44	I, LVCMOS	BIST Enable Input — Optional
		w/ pull-down	BISTEN = 0, BIST is disabled (normal operation)
			BISTEN = 1, BIST is enabled
RES	47	I, LVCMOS	Reserved - tie LOW
	<i>י</i> ד	w/ pull-down	
	1		

DS92LV2421/DS92LV2422

Pin Name	Pin #	I/O, Type	Description
NC	1, 15, 16,		Not Connected
	30, 31, 45,		Leave pin open (float)
	46, 60		
Channel-Link	II — CML Ser	ial Interface	
RIN+	49	I, CML	True Input. The input must be AC Coupled with a 0.1 µF capacitor.
RIN-	50	I, CML	Inverting Input. The input must be AC Coupled with a 0.1 $\mu$ F capacitor.
CMF	51	I, Analog	Common-Mode Filter
			VCM center-tap is a virtual ground which may be ac-coupled to ground to increase receiver
			common mode noise immunity. Recommended value is 4.7 $\mu$ F or higher.
ROUT+	52	O, CML	True Output — Receive Signal after the Equalizer
			NC if not used or connect to test point for monitor. Requires I2C control to enable.
ROUT-	53	O, CML	Inverting Output — Receive Signal after the Equalizer
			NC if not used or connect to test point for monitor. Requires I2C control to enable.
Power and G	round (see NC	DTE below)	
VDDL	29	Power	Logic Power, 1.8 V ±5%
VDDIR	48	Power	Input Power, 1.8 V ±5%
VDDR	43, 55	Power	RX High Speed Logic Power, 1.8 V ±5%
VDDSC	4, 58	Power	SSCG Power, 1.8 V ±5%
VDDPR	57	Power	PLL Power, 1.8 V ±5%
VDDCMLO	54	Power	RX High Speed Logic Power, 1.8 V ±5%
VDDIO	13, 24, 38	Power	LVCMOS I/O Power, 1.8 V ±5% OR 3.3 V ±10% (V <sub>DDIO</sub> )
GND	DAP	Ground	DAP is the large metal contact at the bottom side, located at the center of the LLP package.
			Connected to the ground plane (GND) with at least 9 vias.

NOTE: 1 = HIGH, 0 = LOW

The VDD ( $V_{DDn}$  and  $V_{DDIO}$ ) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB pin is needed to ensure PDB arrives after all the VDD have settled to the recommended operating voltage.

# DS92LV2421/DS92LV2422

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage – V <sub>DDn</sub> (1.8V)	-0.3V to +2.5V
Supply Voltage – V <sub>DDIO</sub>	-0.3V to +4.0V
LVCMOS I/O Voltage	-0.3V to (VDDIO + 0.3V)
Receiver Input Voltage	-0.3V to (VDD + 0.3V)
Driver Output Voltage	-0.3V to (VDD + 0.3V)
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C
48L LLP Package	
Maximum Power Dissipation	225 11
Capacity at 25°C	225 mW
Derate above 25°C	1/ θ <sub>JA</sub> mW / °C
$\theta_{JA}$ (with 9 thermal via)	27.1 °C/W
$\theta_{\rm JC}$ (with 9 thermal via)	4.5 °C/W
60L LLP Package	
Maximum Power Dissipation	
Capacity at 25°C	525 mW
Derate above 25°C	1/ θ <sub>JA</sub> mW / °C
$\theta_{JA}$ (with 9 thermal via)	24.6 °C/W
$\theta_{JC}$ (with 9 thermal via)	2.8 °C/W
ESD Rating (HBM)	≥±8 kV
ESD Rating (CDM)	≥±1 kV
ESD Rating (MM)	≥±250 V

ESD Rating (IEC 61000–4–2),	
R <sub>D</sub> = 330Ω, C <sub>S</sub> = 150pF	
Air Discharge (D <sub>OUT+</sub> , D <sub>OUT-</sub> )	≥±25kV
Contact Discharge (D <sub>OUT+</sub> ,	
D <sub>OUT-</sub> )	≥±8kV
Air Discharge ( $R_{IN+}, R_{IN-}$ )	≥±25kV
Contact Discharge ( $R_{IN+}, R_{IN-}$ )	≥±8kV

For soldering specifications:

see product folder at www.national.com and www.national.com/ms/MS/MS-SOLDERING.pdf

# Recommended Operating Conditions

	Min	Nom	Мах	Units
Supply Voltage (V <sub>DDn</sub> )	1.71	1.8	1.89	V
LVCMOS Supply Voltage (V <sub>DDIO</sub> )	1.71	1.8	1.89	V
OR				
LVCMOS Supply Voltage (V <sub>DDIO</sub> )	3.0	3.3	3.6	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C
Clock Frequency Supply Noise ( <i>Note 10</i> )	10		75 50	MHz mV <sub>P-P</sub>

# **Serializer DC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 2, Note 3, Note 4)

Symbol	Parameter	Condition	าร	Pin/Freq.	Min	Тур	Max	Units
LVCMOS	INPUT DC SPECIFICATIONS	3						
	V <sub>DDIO</sub> = 3.0 to 3.6V			2.2		V <sub>DDIO</sub>	V	
V <sub>IH</sub>	High Level Input Voltage	V <sub>DDIO</sub> = 1.71 to 1.89V		DI[23:0],	0.65* V <sub>DDIO</sub>		V <sub>DDIO</sub>	V
		$V_{DDIO} = 3.0 \text{ to } 3.6 \text{V}$		CI1,CI2,CI3, CLKIN, PDB,	GND		0.8	V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>DDIO</sub> = 1.71 to 1.89V		VODSEL, RFB.	GND		0.35* V <sub>DDIO</sub>	v
	lanut Current		V <sub>DDIO</sub> = 3.0 to 3.6V	BISTEN, CONFIG[1:0]	-15	±1	+15	μA
'IN	I <sub>IN</sub> Input Current	$V_{IN} = 0V \text{ or } V_{DDIO}$	V <sub>DDIO</sub> = 1.7 to 1.89V		-15	±1	+15	μA

Symbol	Parameter	Condition	S	Pin/Freq.	Min	Тур	Max	Units
CML DR	IVER DC SPECIFICATIONS				•	•	<u> </u>	•
V	Differential Output Valtage	-	VODSEL = 0		±205	±280	±355	mV
V <sub>OD</sub>	Differential Output Voltage	$R_L = 100\Omega$ ,	VODSEL = 1	]	±320	±420	±520	
V	Differential Output Voltage	De-emph = disabled, Figure 2	VODSEL = 0	]		560		mVp-p
V <sub>ODp-p</sub>	(DOUT+) – (DOUT-)		VODSEL = 1			840		mVp-p
ΔV <sub>OD</sub>	Output Voltage Unbalance	$R_L$ = 100Ω, De-emph = VODSEL = L	disabled,	DOUT+,		1	50	mV
V	Offset Voltage – Single-ended	R <sub>I</sub> = 100Ω,	VODSEL = 0	DOUT-		1.65		V
V <sub>os</sub>	At TP A & B, Figure 1	De-emph = disabled	VODSEL = 1			1.575		V
ΔV <sub>OS</sub>	Offset Voltage Unbalance Single-ended At TP A & B, <i>Figure 1</i>	$R_L = 100\Omega$ , De-emph =	disabled			1		mV
I <sub>OS</sub>	Output Short Circuit Current	DOUT+/- = 0V, De-emph = disabled	VODSEL = 0			-36		mA
R <sub>TO</sub>	Internal Output Termination Reistor			DOUT+, DOUT-	80	100	120	Ω
SUPPLY	CURRENT	-	-		-			-
I <sub>DDT1</sub>		Checker Board	V <sub>DD</sub> = 1.89V	All $V_{DD}$ pins		75	90	mA
		Pattern,	V <sub>DDIO</sub> = 1.89V			3	5	mA
DDIOT1	Serializer Supply Current	De-emph = $3k\Omega$ , VODSEL = H, <i>Figure 9</i>	$V_{DDIO} = 3.6V$	V <sub>DDIO</sub>		11	15	mA
I <sub>DDT2</sub>	(includes load current)	Checker Board	V <sub>DD</sub> = 1.89V	All $V_{DD}$ pins		65	80	mA
	R <sub>L</sub> = 100 Ω, CLKIN = 75 MHz	Pattern,	V <sub>DDIO</sub> = 1.89V			3	5	mA
I <sub>DDIOT2</sub>		De-emph = $6k\Omega$ , VODSEL = L, <i>Figure 9</i>	$V_{DDIO} = 3.6V$	V <sub>DDIO</sub>		11	15	mA
I <sub>DDZ</sub>			V <sub>DD</sub> = 1.89V	All $V_{DD}$ pins		40	1000	μA
	Serializer Supply Current Power-down	PDB = 0V , (All other LVCMOS Inputs = 0V)	V <sub>DDIO</sub> = 1.89V	V		5	10	μA
DDIOZ Supply Current Power-down		$V_{DDIO} = 3.6V$	V <sub>DDIO</sub>		10	20	μA	

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
3.3 V I/O	LVCMOS DC SPECIFICATION	IS – V <sub>DDIO</sub> = 3.0 to 3.6V			•		•
V <sub>IH</sub>	High Level Input Voltage			2.2		V <sub>DDIO</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		PDB, BISTEN	GND		0.8	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or V <sub>DDIO</sub>		-15	±1	+15	μA
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -0.5 mA, RDS = L	DO[23:0],	2.4	V <sub>DDIO</sub>		V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = +0.5 mA, RDS = L	CO1, CO2, CO3, CLKOUT, LOCK, PASS		GND	0.4	v
	Output Short Circuit Current	$V_{DDIO} = 3.3V,$ $V_{OUT} = 0V,$ $OS_CLKOUT/DATA = L/H$	CLKOUT		36		mA
I <sub>OS</sub>	Output Short Circuit Current	$V_{DDIO} = 3.3V,$ $V_{OUT} = 0V,$ $OS_CLKOUT/DATA = L/H$	Outputs		37		mA
I <sub>oz</sub>	TRI-STATE® Output Current	$\label{eq:pds_def} \begin{split} PDB &= 0V, \ OSS\_SEL = 0V, \\ V_OUT &= 0V \ or \ V_DDIO \end{split}$	Outputs	-15		+15	μA

Symbol		Conditior		Pin/Freq.	Min	Тур	Max	Units
1.8 V I/O	LVCMOS DC SPECIFICATION	NS – V <sub>DDIO</sub> = 1.71 to 1.89	θV					
V <sub>IH</sub>	High Level Input Voltage				1.235		V <sub>DDIO</sub>	V
V <sub>IL</sub>	Low Level Input Voltage			PDB, BISTEN	GND		0.595	V
IN	Input Current	$V_{IN} = 0V \text{ or } V_{DDIO}$			-15	±1	+15	μA
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -0.5 mA, RDS =	L	DO[23:0], CO1, CO2,	V <sub>DDIO</sub> - 0.45	V <sub>DDIO</sub>		v
V <sub>ol</sub>	Low Level Output Voltage	I <sub>OL</sub> = +0.5 mA, RDS = 1	( I <sub>OL</sub> = +0.5 mA, RDS = L		GND		0.2	v
	Output Short Circuit Current	$V_{\text{DDIO}} = 1.8V,$ $V_{\text{OUT}} = 0V,$ $OS\_CLKOUT/DATA =$	L/H	CLKOUT		18		mA
os	Output Short Circuit Current	$V_{DDIO} = 1.8V,$ $V_{OUT} = 0V,$ OS_CLKOUT/DATA =	V <sub>OUT</sub> = 0V, DS_CLKOUT/DATA = L/H			18		mA
l <sub>oz</sub>	TRI-STATE Output Current	$PDB = 0V, OSS_SEL = 0V,$ $V_{OUT} = 0V \text{ or } V_{DDIO}$		Outputs	-15		+15	μA
	CEIVER DC SPECIFICATIONS	j						
V <sub>TH</sub>	Differential Input Threshold High Voltage	V it OV (Internel)			+50			mV
V <sub>TL</sub>	Differential Input Threshold Low Voltage	V <sub>CM</sub> = +1.2V (Internal V <sub>BIAS</sub> )		RIN+, RIN-	-50			mV
V <sub>CM</sub>	Common Mode Voltage, Internal V <sub>BIAS</sub>					1.2		v
IN	Input Current	$V_{IN} = 0V \text{ or } V_{DDIO}$			-15		+15	μA
٦ <sub>TI</sub>	Internal Input Termination Resistor			RIN+, RIN-	80	100	120	Ω
LOOP TH	ROUGH CML DRIVER OUTP	UT DC SPECIFICATION	S – EQ TEST I	PORT		_		
√ <sub>od</sub>	Differential Output Voltage	R <sub>L</sub> = 100Ω				542		mV
/ <sub>os</sub>	Offset Voltage Single-ended	R <sub>L</sub> = 100Ω		ROUT+/-		1.4		v
 7 <sub>⊤</sub>	Internal Termination Resistor			1	80	100	120	Ω
SUPPLY	CURRENT			4			4	4
I <sub>DD1</sub>	Deserializer Supply Current (includes load current) CLKOUT = 75 MHz	Checker Board Pattern, RDS = H,	V <sub>DD</sub> = 1.89V	All V <sub>DD</sub> pins		97	115	mA
		$C_{L} = 4pF, Figure 9$	V <sub>DDIO</sub> =1.89V	V		40	50	mA
DDIO1		7	$V_{DDIO} = 3.6V$	V <sub>DDIO</sub>		75	85	mA
DDZ			V <sub>DD</sub> = 1.89V	All V <sub>DD</sub> pins		100	3000	μA
	Deserializer Supply Current	PDB = 0V, All other LVCMOS Inputs = 0V	V <sub>DDIO</sub> =1.89V	V		6	50	μA
DDIOZ	Power Down		$V_{DDIO} = 3.6V$	V <sub>DDIO</sub>		12	100	μA

11

DS92LV2421/DS92LV2422

# **Recommended Serializer Timing for CLKIN Requirements**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>TCP</sub>	Transmit Input CLKIN Period	10 MHz to 75 MHz, <i>Figure 4</i>	13.3	Т	100	ns
t <sub>TCIH</sub>	Transmit Input CLKIN High Time		0.4T	0.5T	0.6T	ns
t <sub>TCIL</sub>	Transmit Input CLKIN Low Time		0.4T	0.5T	0.6T	ns
t <sub>CLKT</sub>	CLKIN Input Transition Time		0.5		2.4	ns
SSCIN	CLKIN Input – Spread	fmod			35	kHz
	Spectrum at 75 MHz	fdev			±2	%

# **Serializer Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>LHT</sub>	Ser Output Low-to-High Transition Time, <i>Figure 3</i>	$R_L = 100\Omega$ , De-emphasis = disabled, VODSEL = 0		200		ps
		$R_L = 100\Omega$ , De-emphasis = disabled, VODSEL = 1		200		ps
t <sub>HLT</sub>	Ser Output High-to-Low Transition Time, <i>Figure 3</i>	$R_L = 100\Omega$ , De-emphasis = disabled, VODSEL = 0		200		ps
		$R_L = 100\Omega$ , De-emphasis = disabled, VODSEL = 1		200		ps
t <sub>DIS</sub>	Input Data - Setup Time, <i>Figure 4</i>	DI[23:0], CI1, CI2, CI3 to CLKIN	2			ns
t <sub>DIH</sub>	Input Data - Hold Time, <i>Figure 4</i>	CLKIN to DI[23:0], CI1, CI2, CI3	2			ns
t <sub>XZD</sub>	Ser Ouput Active to OFF Delay, <i>Figure 6</i>			8	15	ns
t <sub>PLD</sub>	Serializer PLL Lock Time, <i>Figure 5</i>	R <sub>L</sub> = 100Ω		1.4	10	ms
t <sub>SD</sub>	Serializer Delay - Latency, <i>Figure 7</i>	R <sub>L</sub> = 100Ω		144*T	145*T	ns
t <sub>DJIT</sub>	Ser Output Total Jitter, <i>Figure 8</i>	$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 75MHz		0.28		UI
		$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 43MHz		0.27		UI
		$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 10MHz		0.35		UI
$\lambda_{\text{STXBW}}$	Serializer Jitter Transfer Function -3 dB Bandwidth	$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 75MHz		3.3		MHz
		$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 43MHz		2.3		MHz
		$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 10MHz		0.8		MHz
δ <sub>STX</sub>	Serializer Jitter Transfer Function Peaking	$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 75MHz		0.86		dB
		$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 43MHz		0.83		dB
		$R_L = 100\Omega$ , De-Emph = disabled, RANDOM pattern, CLKIN = 10MHz		0.28		dB

ľ	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
	CLK Output Period	$t_{RCP} = t_{TCP}$	CLKOUT	13.3	Т	100	ns
	CLK Output Duty Cycle	SSCG = OFF,		40	50	60	%
		10 – 75 MHz		40	50	60	70
		SSCG = ON,		35	59	65	%
		10 – 20MHz			- 55		/0
		SSCG = ON,		40	53	60	%
		10 – 65MHz					/0
	LVCMOS	$V_{DDIO} = 1.8V,$	CLKOUT				
	Low-to-High	C <sub>L</sub> = 4pF, OS_CLKOUT/			2.1		ns
	Transition Time, <i>Figure 10</i>	DATA = L					
		$V_{DDIO} = 3.3V$					
		C <sub>L</sub> = 4pF, OS_CLKOUT/			2.0		ns
		DATA = H					
	LVCMOS	$V_{\text{DDIO}} = 1.8V,$	CLKOUT				
	High-to-Low Transition Time, <i>Figure 10</i>	C <sub>L</sub> = 4pF, OS_CLKOUT/			1.6		ns
	Transition Time, Figure 10	DATA = L					
		$V_{\text{DDIO}} = 3.3 V$					
		C <sub>L</sub> = 4pF, OS_CLKOUT/			1.5		ns
		DATA = H					
	Data Valid before CLKOUT –	$V_{DDIO} = 1.71$ to 1.89V or 3.0	DO[23:0], CO1, CO2, CO3				
	Set Up Time, <i>Figure 14</i>	to 3.6V	603	0.23	0.5		UI
		C <sub>L</sub> = 4pF (lumped load)					
	Data Valid after CLKOUT –	$V_{DDIO} = 1.71$ to 1.89V or 3.0					
	Hold Time, <i>Figure 14</i>	to 3.6V	CO3	0.33	0.5		UI
		$C_L = 4pF$ (lumped load)					
	Deserializer Lock Time,	SSC[3:0] = OFF,	CLKOUT = 10MHz		3		ms
	Figure 13	( <i>Note 6</i> )					
		SSC[3:0] = OFF, ( <i>Note 6</i> )	CLKOUT = 75MHz		4		ms
		(NOLE B) SSC[3:0] = ON,	CLKOUT = 10MHz				
		( <i>Note 6</i> )			30		ms
		SSC[3:0] = ON,	CLKOUT = 65MHz				
		( <i>Note 6</i> )			6		ms
	Des Delay - Latency, <i>Figure 11</i>		CLKOUT = 10 to 75				
	Los Dolay Laterioy, rigule II		MHz		139*T	140*T	ns
	Des Period Jitter	SSC[3:0] = OFF,	CLKOUT = 10 MHz		500	1000	ps
		( <i>Note 8</i> )	CLKOUT = 65 MHz		550	1250	ps ps
		, ,	CLKOUT = 75 MHz		435	900	ps ps
	Des Cycle-to-Cycle Jitter	SSC[3:0] = OFF,	CLKOUT = 10 MHz		375	900	
		( <i>Note 9</i> )					ps
			CLKOUT = 65 MHz		500	1150	ps
			CLKOUT = 75 MHz		460	1000	ps
			jitter freq <2MHz	1	0.9		U
	Des Input Jitter Tolerance,	EQ = OFF,	· · ·		0.0		
	Des Input Jitter Tolerance, <i>Figure 16</i>	EQ = OFF, SSCG = OFF, CLKOUT = 75 MHz	jitter freq >6MHz		0.5		UI

# **BIST Mode**

t <sub>PASS</sub>	BIST PASS Valid Time,		1	10	
	BISTEN = 1, <i>Figure 17</i>			10	μs

**Deserializer Switching Characteristics** 

Symbol

t<sub>RCP</sub>

t<sub>RDC</sub>

t<sub>CLH</sub>

 $t_{\rm CHL}$ 

t<sub>ROS</sub>

t<sub>ROH</sub>

 $t_{\text{DDLT}}$ 

 $t_{DD}$ 

t<sub>DPJ</sub>

 $t_{\text{DCCJ}}$ 

t<sub>IJT</sub>

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
SSCG M	lode				•		
f <sub>DEV</sub>	Spread Spectrum Clocking Deviation Frequency		CLKOUT = 10 to 65 MHz, SSC[3:0] = ON	±0.5		±2	%
f <sub>MOD</sub>	Spread Spectrum Clocking Modulation Frequency		CLKOUT = 10 to 65 MHz, SSC[3:0] = ON	8		100	kHz

# **Recommended Timing for the Serial Control Bus** Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f <sub>SCL</sub>	SCL Clock Frequency	Standard Mode			100	kHz
		Fast Mode			400	kHz
t <sub>LOW</sub>	SCL Low Period	Standard Mode	4.7			μs
		Fast Mode	1.3			μs
t <sub>HIGH</sub>	SCL High Period	Standard Mode	4.0			μs
		Fast Mode	0.6			μs
t <sub>HD;STA</sub>	Hold time for a start or a	Standard Mode	4.0			μs
	repeated start condition, <i>Figure 18</i>	Fast Mode	0.6			μs
t <sub>SU:STA</sub>	Set Up time for a start or a	Standard Mode	4.7			μs
	repeated start condition, <i>Figure 18</i>	Fast Mode	0.6			μs
t <sub>HD;DAT</sub>	Data Hold Time,	Standard Mode	0		3.45	μs
	Figure 18	Fast Mode	0		0.9	μs
t <sub>SU;DAT</sub>	Data Set Up Time,	Standard Mode	250			ns
-	Figure 18	Fast Mode	100			ns
t <sub>SU;STO</sub>	Set Up Time for STOP	Standard Mode	4.0			μs
	Condition, <i>Figure 18</i>	Fast Mode	0.6			μs
t <sub>BUF</sub>	Bus Free Time	Standard Mode	4.7			μs
	Between STOP and START, <i>Figure 18</i>	Fast Mode	1.3			μs
t <sub>r</sub>	SCL & SDA Rise Time,	Standard Mode			1000	ns
	Figure 18	Fast Mode			300	ns
t <sub>f</sub>	SCL & SDA Fall Time,	Standard Mode			300	ns
	Figure 18	Fast mode			300	ns

# **DC and AC Serial Control Bus Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input High Level	SDA and SCL	2.2		V <sub>DD 3.3V</sub>	V
V <sub>IL</sub>	Input Low Level Voltage	SDA and SCL	GND		0.8	V
V <sub>HY</sub>	Input Hysteresis			>50		mV
V <sub>OL</sub>		SDA, IOL = 3mA	0		0.4	V
l <sub>in</sub>		SDA or SCL, Vin = V <sub>DDIO</sub> or GND	-15		+15	μA
t <sub>R</sub>	SDA RiseTime – READ	SDA, RPU = X, Cb ≤ 400pF		40		ns
t <sub>F</sub>	SDA Fall Time – READ			25		ns
t <sub>SU;DAT</sub>	Set Up Time – READ			520		ns
t <sub>HD;DAT</sub>	Hold Up Time – READ			55		ns
t <sub>SP</sub>	Input Filter			50		ns
C <sub>in</sub>	Input Capacitance	SDA or SCL		<5		pF

**Note 1:** "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: Typical values represent most likely parametric norms at  $V_{DD}$  = 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 4: Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD,  $\Delta$ VOD, VTH and VTL which are differential voltages.

Note 5: When the Serializer output is at TRI-STATE the Deserializer will lose PLL lock. Resynchronization / Relock must occur before data transfer require t<sub>PLD</sub> Note 6: t<sub>PLD</sub> and t<sub>DDLT</sub> is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active clock.

Note 7: UI - Unit Interval is equivalent to one serialized data bit width (1UI = 1 / 28\*CLK). The UI scales with clock frequency.

Note 8:  $t_{DP,I}$  is the maximum amount the period is allowed to deviate over many samples.


**Note 9:** t<sub>DCC1</sub> is the maximum amount of jitter between adjacent clock cycles.

**Note 10:** Supply noise testing was done with minimum capacitors on the PCB. A sinusoidal signal is AC coupled to the  $V_{DDn}$  (1.8V) supply with amplitude = 100 mVp-p measured at the device  $V_{DDn}$  pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 750 kHz. The Des on the other hand shows no error when the noise frequency is less than 400 kHz.


Note 11: Specification is guaranteed by characterization and is not tested in production.


Note 12: Specification is guaranteed by design and is not tested in production.


## **AC Timing Diagrams and Test Circuits**



**FIGURE 1. Serializer Test Circuit** 










FIGURE 13. Deserializer PLL Lock Times and PDB TRI-STATE™ Delay







FIGURE 14. Deserializer Output Data Valid (Setup and Hold) Times with SSCG = Off







# **Functional Description**

The DS92LV2421 / DS92LV2422 chipset transmits and receives 24-bits of data and 3 control signals over a single serial CML pair operating at 280 Mbps to 2.1 Gbps. The serial stream also contains an embedded clock, video control signals and the DC-balance information which enhances signal quality and supports AC coupling.

The Des can attain lock to a data stream without the use of a separate reference clock source, which greatly simplifies system complexity and overall cost. The Des also synchronizes to the Ser regardless of the data pattern, delivering true automatic "plug and lock" performance. It can lock to the incoming serial stream without the need of special training patterns or sync characters. The Des recovers the clock and data by extracting the embedded clock information, validating and then deserializing the incoming data stream providing a parallel LVCMOS video bus to the display or ASIC/FPGA.

The DS92LV2421 / DS92LV2422 chipset can operate in 24bit color depth (with DE, HS, VS encoded within the serial data stream). In 18-bit color applications, the three video control signals maybe sent encoded within the serial bit stream (restrictions apply) along with six additional general purpose signals.

Block Diagrams for the chipset are shown at the beginning of this datasheet.

#### **Data Transfer**

The DS92LV2421 / DS92LV2422 chipset will transmit and receive a pixel of data in the following format: C1 and C0 represent the embedded clock in the serial stream. C1 is always HIGH and C0 is always LOW. The remaining 26 bit spaces contain the scrambled, encoded and DC-Balanced serial data.

#### SER & DES OPERATING MODES AND REVERSE COMPATIBILITY (CONFIG[1:0])

The DS92LV2421 / DS92LV2422 chipset is compatible with other single serial lane Channel Link II or FPD-Link II devices. Configuraiton modes are provided for reverse compatibility with the DS90C241 / DS90C124 and also the DS90UR241 / DS90UR124 by setting the respective mode with the CONFIG [1:0] pins on the Ser or Des as shown in Table and Table. This selection also determines whether the Control Signal Filter feature is enabled or disabled in the Normal mode. These configuration modes are selectable the the control pins only.

CONFIG0	MODE	DES DEVICE
L	Normal Mode,	DS92LV2422,
	Control Signal	DS92LV2412,
	Filter disabled	DS92LV0422,
		DS92LV0412
Н	Normal Mode,	DS92LV2422,
	Control Signal	DS92LV2412,
	Filter enabled	DS92LV0422,
		DS92LV0412
L	Reverse	DS90UR124,
	Compatibility	DS99R124
	Mode	
н	Reverse	DS90C124
	Compatibility	
	Mode	
	L L	Control Signal Filter disabledHNormal Mode, Control Signal Filter enabledLReverse 

TABLE 1. DS92LV2421 Ser Modes

CONFIG1	CONFIG0	MODE	SER DEVICE
L	L	Normal Mode, Control Signal Filter disabled	DS92LV2421, DS92LV2411, DS92LV0421, DS92LV0411
L	Н	Normal Mode, Control Signal Filter enabled	DS92LV2421, DS92LV2411, DS92LV0421, DS92LV0411
Н	L	Reverse Compatibility Mode	DS90UR241, DS99R421
Н	Н	Reverse Compatibility Mode	DS90C241

#### VIDEO CONTROL SIGNAL FILTER — SER & DES

When operating the devices in Normal Mode, the Control Signals have the following restrictions:

- Normal Mode with Control Signal Filter Enabled: Control Signal 1 and Control Signal 2 — Only 2 transitions per 130 clock cycles are transmitted, the transition pulse must be 3 parallel clocks or longer.
- Normal Mode with Control Signal Filter Disabled: Control Signal 1 and Control Signal 2 — Only 2 transitions per 130 clock cycles are transmitted, no restriction on minimum transition pulse.
- Control Signal 3 Only 1 transition per 130 clock cycles is transmitted, minimum pulse width is 130 clock cycles.

Control Signals are defined as low frequency signals with limited transition. Glitches of a control signal can cause a visual error in display applications. This feature allows for the chipset to validate and filter out any high frequency noise on the control signals. See Figure.

#### SERIALIZER Functional Description

The Ser converts a wide parallel input bus to a single serial output data stream, and also acts as a signal generator for the chipset Built In Self Test (BIST) mode. The device can be configured via external pins or through the optional serial control bus. The Ser features enhance signal quality on the link by supporting: a selectable VOD level, a selectable deemphasis signal conditioning and also the Channel Link II data coding that provides randomization, scrambling, and DC Balanacing of the data. The Ser includes multiple features to reduce EMI associated with display data transmission. This includes the randomization and scrambling of the data and also the system spread spectrum clock support. The Ser features power saving features with a sleep mode, auto stop clock feature, and optional LVCMOS (1.8 V) parallel bus compatibility.

See also the Functional Description of the chipset's serial control bus and BIST modes.

#### **EMI Reduction Features**

#### **Data Randomization & Scrambling**

Channel Link II Ser / Des feature a 3 step encoding process which enables the use of AC coupled interconnects and also helps to manage EMI. The serializer first passes the parallel data through a scrambler which randomizes the data. The randomized data is then DC balanced. The DC balanced and randomized data then goes through a bit shuffling circuit and is transmitted out on the serial line. This encoding process helps to prevent static data patterns on the serial stream. The resulting frequency content of the serial stream ranges from the parallel clock frequency to the nyquist rate. For example, if the Ser / Des chip set is operating at a parallel clock frequency of 75 MHz, the resulting frequency content of serial stream ranges from 75 MHz to 1.05 GHz (75 MHz \*28 bits = 2.1 Gbps / 2 = 1.05 GHz).

#### Ser — Spread Spectrum Compatibility

The Ser CLKIN is capable of tracking spread spectrum clocking (SSC) from a host source. The CLKIN will accept spread spectrum tracking up to 35 kHz modulation and  $\pm 0.5$ ,  $\pm 1$  or  $\pm 2\%$  deviations (center spread). The maximum conditions for the CLKIN input are: a modulation frequency of 35 kHz and amplitude deviations of  $\pm 2\%$  (4% total).

#### Integrated Signal Conditioning Features — Ser

#### Ser — VOD Select (VODSEL)

The Ser differential output voltage may be increased by setting the VODSEL pin High. When VODSEL is Low, the VOD is at the standard (default) level. When VODSEL is High, the VOD is increased in level. The increased VOD is useful in extremely high noise environments and also on extra long cable length applications. When using de-emphasis it is recommended to set VODSEL = H to avoid excessive signal attenuation especially with the larger de-emphasis settings. This feature may be controlled by the external pin or by register.


**TABLE 3. Differential Output Voltage** 

Input	Effect		
VODSEL	VOD mV	VOD mVp-p	
Н	±420	840	
L	±280	560	

#### Ser — De-Emphasis (De-Emph)

The De-Emph pin controls the amount of de-emphasis beginning one full bit time after a logic transition that the Ser drives. This is useful to counteract loading effects of long or lossy cables. This pin should be left open for standard switching currents (no de-emphasis) or if controlled by register. Deemphasis is selected by connecting a resistor on this pin to ground, with R value between 0.5 k $\Omega$  to 1 M $\Omega$ , or by register setting. When using De-Emphasis it is recommended to set VODSEL = H.

Resistor Value (kΩ)	De-Emphasis Setting					
Open	Disabled					
0.6	- 12 dB					
1.0	- 9 dB					
2.0	- 6 dB					
5.0	- 3 dB					






FIGURE 19. De-Emph vs. R value

#### **Power Saving Features**

#### Ser — Power Down Feature (PDB)

The Ser has a PDB input pin to ENABLE or POWER DOWN the device. This pin is controlled by the host and is used to save power, disabling the link when the it is not needed. In the POWER DOWN mode, the high-speed driver outputs are both pulled to VDD and present a 0V VOD state. Note – in POWER DOWN, the optional Serial Bus Control Registers are **RESET**.

#### Ser — Stop Clock Feature

The Ser will enter a low power SLEEP state when the CLKIN is stopped. A STOP condition is detected when the input clock frequency is less than 3 MHz. The clock should be held at a static Low or high state. When the CLKIN starts again, the Ser will then lock to the valid input clock and then transmits the serial data to the Des. Note – in STOP CLOCK SLEEP, the optional Serial Bus Control Registers values are **RE-TAINED**.

#### 1.8V or 3.3V VDDIO Operation

The Ser parallel bus and Serial Bus Interface can operate with 1.8 V or 3.3 V levels ( $V_{\text{DDIO}}$ ) for host compatibility. The 1.8 V levels will offer lower noise (EMI) and also a system power savings.

#### Ser — Pixel Clock Edge Select (RFB)

The RFB pin determines the edge that the data is latched on. If RFB is High, input data is latched on the Rising edge of the CLKIN. If RFB is Low, input data is latched on the Falling edge of the CLKIN. Ser and Des maybe set differently. This feature may be controlled by the external pin or by register.

#### **Optional Serial Bus Control**

Please see the following section on the optional Serial Bus Control Interface.

#### **Optional BIST Mode**

Please see the following section on the chipset BIST mode for details.

#### **DESERIALIZER Functional Description**

The Des converts a single input serial data stream to a wide parallel output bus, and also provides a signal check for the chipset Built In Self Test (BIST) mode. The device can be configured via external pins and strap pins or through the optional serial control bus. The Des features enhance signal quality on the link with an integrated equalizer on the serial input and Channel Link II data encoding which provides randomization, scrambling, and DC balanacing of the data. The Des includes multiple features to reduce EMI associated with data transmission. This includes the randomization and scrambling of the data, the output spread spectrum clock generation (SSCG) support and output clock and data slew rate select. The Des features power saving features with a power down mode, and optional LVCMOS (1.8 V) interface compatibility.

#### Integrated Signal Conditioning Features — Des

#### Des — Input Equalizer Gain (EQ)

The Des can enable receiver input equalization of the serial stream to increase the eye opening to the Des input. Note this function cannot be seen at the RxIN+/- input but can be observed at the serial test port (ROUT+/-) enabled via the Serial Bus control registers. The equalization feature may be controlled by the external pin or by register.

	INP	UTS		Effect
EQ3	EQ2	EQ1	EQ0	Ellect
L	L	L	Н	~1.5 dB
L	L	Н	Н	~3 dB
L	Н	L	Н	~4.5 dB
L	Н	Н	Н	~6 dB
Н	L	L	Н	~7.5 dB
Н	L	Н	Н	~9 dB
н	Н	L	Н	~10.5 dB
Н	Н	Н	Н	~12 dB
X	Х	Х	L	OFF*
	* Defaul	t Setting is E	Q = Off	

**TABLE 5. Receiver Equalization Configuration Table** 

#### **EMI Reduction Features**

#### Des — Output Slew Rate Select (OS\_CLKOUT/OS\_DATA)

The parallel data outputs and clock outputs of the deserializer feature selectable output slew rates. The slew rate of the


CLKOUT pin is controlled by the strap pin or register OS\_CLKOUT, while the data outputs (DO[23:0] and CO[3:1]) are controlled by the strap pin or register OS\_DATA. When OS\_CLKOUT/DATA = HIGH, the maxium slew rate is selected. When the OS\_CLKOUT/DATA = LOW, the minimum slew rate is selected. Use the higher slew rate when driving longer traces or a heavier capacitive load.

#### Des — Common Mode Filter Pin (CMF) — Optional

The Des provides access to the center tap of the internal termination. A capacitor may be placed on this pin for additional common-mode filtering of the differential pair. This can be useful in high noise environments for additional noise rejection capability. A 4.7  $\mu$ F capacitor may be connected to this pin to Ground.

#### **Des — SSCG Generation — Optional**

The Des provides an internally generated spread spectrum clock (SSCG) to modulate its outputs. Both clock and data outputs are modulated. This will aid to lower system EMI. Output SSCG deviations to  $\pm 2\%$  (4% total) at up to 100 kHz modulations is available. Note: The device supports SSCG function with CLK = 10 MHz to 65 MHz. When the CLK = 65 MHz to 75 MHz, it is required to disable SSCG function (SSC [3:0] = 0000). See *Table 6*. This feature may be controlled by external STRAP pins or by register.





Result	F	SSC[3:0] Inputs LF_MODE = L (20 - 65 MHz)						
fmod (kHz)	fdev (%)	SSC0	SSC1	i i				
Disable	NA	L	L	L	L			
	±0.5	Н	L	L	L			
CLK/2168	±1.0	L	Н	L	L			
GLN/2100	±1.5	Н	Н	L	L			
	±2.0	L	L	Н	L			
CLK/1300	±0.5	Н	L	Н	L			
	±1.0	L	Н	Н	L			
	±1.5	Н	Н	Н	L			
	±2.0	L	L	L	Н			
CLK/868	±0.5	Н	L	L	Н			
	±1.0	L	Н	L	Н			
	±1.5	Н	Н	L	Н			
	±2.0	L	L	Н	Н			
CLK/650	±0.5	Н	L	н	Н			
	±1.0	L	Н	Н	Н			
	±1.5	Н	Н	Н	Н			

#### TABLE 7. SSCG Configuration (LF\_MODE = H) — Des Output

		0] Inputs H (10 - 20 MHz)		F	Result
SSC3	SSC2	SSC1	SSC0	fdev (%)	fmod (kHz)
L	L	L	L	NA	Disable
L	L	L	Н	±0.5	
L	L	н	L	±1.0	CLK/620
L	L	н	Н	±1.5	GLN/020
L	Н	L	L	±2.0	
L	Н	L	Н	±0.5	CLK/370
L	н	н	L	±1.0	
L	Н	Н	Н	±1.5	
Н	L	L	L	±2.0	
Н	L	L	Н	±0.5	CLK/258
Н	L	Н	L	±1.0	
Н	L	Н	Н	±1.5	
Н	Н	L	L	±2.0	
Н	Н	L	Н	±0.5	CLK/192
Н	Н	н	L	±1.0	
Н	Н	Н	Н	±1.5	

#### 1.8V or 3.3V VDDIO Operation

The Des parallel bus and Serial Bus Interface can operate with 1.8 V or 3.3 V levels ( $V_{DDIO}$ ) for target (Display) compatibility. The 1.8 V levels will offer a lower noise (EMI) and also a system power savings.

**Power Saving Features** 

#### Des — PowerDown Feature (PDB)

The Des has a PDB input pin to ENABLE or POWER DOWN the device. This pin can be controlled by the system to save power, disabling the Des when the display is not needed. An auto detect mode is also available. In this mode, the PDB pin is tied High and the Des will enter POWER DOWN when the serial stream stops. When the serial stream starts up again, the Des will lock to the input stream and assert the LOCK pin and output valid data. In POWER DOWN mode, the Data and CLKOUT output states are determined by the OSS\_SEL status. Note – in POWER DOWN, the optional Serial Bus Control Registers are **RESET**.

#### Des — Stop Stream SLEEP Feature

The Des will enter a low power SLEEP state when the input serial stream is stopped. A STOP condition is detected when

the embedded clock bits are not present. When the serial stream starts again, the Des will then lock to the incoming signal and recover the data. Note – in STOP STREAM SLEEP, the optional Serial Bus Control Registers values are **RETAINED**.

# Des — CLOCK-DATA RECOVERY STATUS FLAG (LOCK) and OUTPUT STATE SELECT (OSS\_SEL)

When PDB is driven HIGH, the CDR PLL begins locking to the serial input and LOCK goes from TRI-STATE to LOW (depending on the value of the OSS\_SEL setting). After the DS92LV2422 completes its lock sequence to the input serial data, the LOCK output is driven HIGH, indicating valid data and clock recovered from the serial input is available on the parallel bus and clock outputs. The CLKOUT output is held at its current state at the change from OSC\_CLK (if this is enabled via OSC\_SEL) to the recovered clock (or vice versa). If there is a loss of clock from the input serial stream, LOCK is driven Low and the state of the outputs are based on the OSS\_SEL setting (STRAP PIN configuration or register).


#### Des — Oscillator Output — Optional


The Des provides an optional clock output when the input clock (serial stream) has been lost. This is based on an internal oscillator. The frequency of the oscillator may be selected. This feature may be controlled by the external pin or by register. See *Table 9* and *Table 10*.

#### TABLE 8. OSS\_SEL and PDB Configuration — Des Outputs

	INPUTS		OUTPUTS				
Serial Input	PDB	OSS_SEL	CLKOUT	DO[23:0], CO1, CO2, CO3	LOCK	PASS	
Х	L	L	Z	Z	Z	Z	
Х	L	Н	L	L	L	н	
Static	Н	L	Z	Z	L	Н	
Static	Н	Н	L	L	L	н	
Active	н	Х	Active	Active	Н	н	

# TABLE 9. OSC (Oscillator) Mode — Des Output






30110153




	OSC_SEL[2:0] INPUT	S	CLKOUT Oscillator Frequency
OSC_SEL2	OSC_SEL1	OSC_SEL0	
L	L	L	Off – Feature Disabled – Default
L	L	Н	50 MHz ±40%
L	Н	L	25 MHz ±40%
L	Н	Н	16.7 MHz ±40%
н	L	L	12.5 MHz ±40%
н	L	Н	10 MHz ±40%
н	Н	L	8.3 MHz ±40%
Н	Н	Н	6.3 MHz ±40%

TABLE 10. OSC\_SEL (Oscillator) Configuration



30110154



#### Des — OP\_LOW — Optional

The OP\_LOW feature is used to hold the LVCMOS outputs, except for the LOCK output, at a LOW state. When the OP\_LOW feature is enabled, the LVCMOS outputs will be held at logic LOW while LOCK = LOW. The user must toggle the OP\_LOW Set/Reset register bit to release the outputs to the normal toggling state. Note that the release of the outputs can only occur when LOCK is HIGH. The OP\_LOW strap option is assigned to the PASS pin, at pin location 42.

#### **Restrictions on other straps:**


1. Other strap options should not be used in order to keep the data and clock outputs at a true logic LOW state.

Other features should be selected through the I2C register interface.

2. The OSS\_SEL feature is not available when OP\_LOW is enabled.

Outputs DO[23:0], CO[3:1] and CLKOUT are in TRI-STATE<sup>TM</sup> before PDB toggles HIGH because the OP-LOW strap value has not been recognized until the DS92LV2422 powers up. *Figure 24* shows the user controlled release of the OP\_LOW and automatic reset of OP\_LOW set on the falling edge of LOCK. *Figure 25* shows the user controlled release of OP\_LOW and manual reset of OP\_LOW set. Note manual reset of OP\_LOW can only occur when LOCK is HIGH.





www.national.com

28

#### Des — Control Signal Filter — Optional

The deserializer provides an optional Control Signal (C3, C2, C1) filter that monitors the three control signals and eliminates any pulses or glitches that are 1 or 2 parallel clock periods wide. Control signals must be 3 parallel clock periods wide (in its HIGH or LOW state, regardless of which state is active). This is set by the CONFIG[1:0] strap option or by I2C register control.

#### Des — SSCG Low Frequency Optimization (LF\_Mode)

Text to come. This feature may be controlled by the external pin or by Register.

#### Des — Strap Input Pins

Configuration of the device maybe done via configuration input pins and the STRAP input pins, or via the Serial Control Bus. The STRAP input pins share select parallel bus output pins. They are used to load in configuration values during the initial power up sequence of the device. Only a pull-up on the pin is required when a HIGH is desired. By default the pad has an internal pull down, and will bias Low by itself. The recommended value of the pull up is 10 k $\Omega$  to V<sub>DDIO</sub>; open (NC) for Low, no pull-down is required (internal pull-down). If using the Serial Control Bus, no pull ups are required.

#### **Optional Serial Bus Control**

Please see the following section on the optional Serial Bus Control Interface.

#### **Optional BIST Mode**

Please see the following section on the chipset BIST mode for details.

# **Built In Self Test (BIST)**

An optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link. This is useful in the prototype stage, equipment production, in-system test and also for system diagnostics. In the BIST mode only a input clock is required along with control to the Ser and Des BIS-TEN input pins. The Ser outputs a test pattern (PRBS7) and drives the link at speed. The Des detects the PRBS7 pattern and monitors it for errors. A PASS output pin toggles to flag any payloads that are received with 1 to 24 errors. Upon completion of the test, the result of the test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the Des BISTEN pin.

Inter-operability is supported between this Channel Link II device and all Channel Link II generations (Gen 1/2/3) — see respective datasheets for details on entering BIST mode and control.

#### Sample BIST Sequence

See Figure 26 for the BIST mode flow diagram.

**Step 1:** Place the DS92LV2421 Ser in BIST Mode by setting Ser BISTEN = H. For the DS92LV2421 Ser or DS99R421 Channel Link II Ser BIST Mode is enabled via the BISTEN pin. A CLKIN is required for BIST. When the Des detects the BIST mode pattern and command (DCA and DCB code) the data and control signal outputs are shut off.


**Step 2:** Place the DS92LV2422 Des in BIST mode by setting the BISTEN = H. The Des is now in the BIST mode and checks

the incoming serial payloads for errors. If an error in the payload (1 to 24) is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

**Step 3:** To Stop the BIST mode, the Des BISTEN pin is set Low. The Des stops checking the data and the final test result is held on the PASS pin. If the test ran error free, the PASS output will be High. If there was one or more errors detected, the PASS output will be Low. The PASS output state is held until a new BIST is run, the device is RESET, or Powered Down. The BIST duration is user controlled by the duration of the BISTEN signal.

**Step 4:** To return the link to normal operation, the Ser BISTEN input is set Low. The Link returns to normal operation.

*Figure 27* shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect, reducing signal condition enhancements (De-Emphasis, VODSEL, or Rx Equalization).



#### FIGURE 26. BIST Mode Flow Diagram


#### **BER Calculations**

It is possible to calculate the approximate Bit Error Rate (BER). The following is required:

- Clock Frequency (MHz)
- BIST Duration (seconds)
- BIST test Result (PASS)

The BER is less than or equal to one over the product of 24 times the CLK rate times the test duration. If we assume a 65 MHz clock, a 10 minute (600 second) test, and a PASS, the BERT is  $\leq$  1.07 X 10E-12

The BIST mode runs a check on the data payload bits. The LOCK pin also provides a link status. It the recovery of the C0 and C1 bits does not reconstruct the expected clock signal, the LOCK pin will switch Low. The combination of the LOCK and At-Speed BIST PASS pin provides a powerful tool for system evaluation and performance monitoring.






### **Optional Serial Bus Control**

The Ser and Des may also be configured by the use of a serial control bus that is I2C protocol compatible. By default, the I2C reg\_0x00'h is set to 00'h and all configuration is set by control/ strap pins. A write of 01'h to reg\_0x00'h will enable/allow configuration by registers; this will override the control/strap pins. Multiple devices may share the serial control bus since multiple addresses are supported. See *Figure 28*.

The serial bus is comprised of three pins. The SCL is a Serial Bus Clock Input. The SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pull up resistor to V<sub>DDIO</sub>. For most applications a 4.7 k pull up resistor to V<sub>DDIO</sub> may be used. The resistor value may be adjusted for capacitive loading and data rate requirements. The signals are either pulled High, or driven Low.



**FIGURE 28. Serial Control Bus Connection** 

The third pin is the ID[X] pin. This pin sets one of five possible device addresses. Three different connections are possible. The pin may be tied to ground. The pin may be pulled to  $V_{DD}$  (**1.8V, NOT V\_DDIO**)) with a 10 k $\Omega$  resistor. Or a 10 k $\Omega$  pull up resistor (to  $V_{DD}$  **1.8V, NOT V\_DDIO**)) and a pull down resistor of the recommended value to set other three possible ad-

www.national.com

dresses may be used. See *Table 11* for the Ser and *Table 12* for the Des.

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SCL transitions Low while SDA is High. A STOP occurs when SDA transition High while SCL is also HIGH. See *Figure 29* 




FIGURE 29. START and STOP Conditions

To communicate with a remote device, the host controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus low. If the address doesn't match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled High. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in Figure 30 and a WRITE is shown in Figure 31.

If the Serial Bus is not required, the three pins may be left open (NC).

TABLE 11. ID[x] Resistor Value – DS92LV2421 Ser
---

Resistor RID kΩ	Address 7'b	Address 8'b 0 appended (WRITE)
0.47	7b' 110 1001 (h'69)	8b' 1101 0010 (h'D2)
2.7	7b' 110 1010 (h'6A)	8b' 1101 0100 (h'D4)
8.2	7b' 110 1011 (h'6B)	8b' 1101 0110 (h'D6)
Open	7b' 110 1110 (h'6E)	8b' 1101 1100 (h'DC)

TABLE 1	TABLE 12. ID[x] Resistor Value – DS92LV2422 Des								
Resistor	Address	Address							
RID kΩ	7'b	8'b							
		0 appended (WRITE)							
0.47	7b' 111 0001 (h'71)	8b' 1110 0010 (h'E2)							
2.7	7b' 111 0010 (h'72)	8b' 1110 0100 (h'E4)							
8.2	7b' 111 0011 (h'73)	8b' 1110 0110 (h'E6)							
Open	7b' 111 0110 (h'76)	8b' 1110 1100 (h'EC)							




FIGURE 30. Serial Control Bus - READ



FIGURE 31. Serial Control Bus - WRITE

DS92LV2421/DS92LV2422

ADD (dec)	ADD (hex)	Register Name	Bit(s)	R/W	Defa ult (bin)	Function	Description
0	0	Ser Config 1	7	R/W	0	Reserved	Reserved
			6	R/W	0	Reserved	Reserved
			5	R/W	0	RFB	0: Data latched on Falling edge of CLKIN 1: Data latched on Rising edge of CLKIN
			4	R/W	0	VODSEL	0: Low 1: High
			3:2	R/W	00	CONFIG	00: Control Signal Filter Disabled 01: Control Signal Filter Enabled 10: Reserved 11: Reserved
			1	R/W	0	SLEEP	Note – not the same function as PowerDown (PDB)           0: normal mode           1: Sleep Mode – Register settings retained.
			0	R/W	0	REG	0: Configurations set from control pins 1: Configuration set from registers (except I2C_ID)
1	1	Device ID	7	R/W	0	REG ID	0: Address from ID[X] Pin 1: Address from Register
			6:0	R/W	1101 000	ID[X]	Serial Bus Device ID, Four IDs are: 7b '1101 001 (h'69) 7b '1101 010 (h'6A) 7b '1101 011 (h'6B) 7b '1101 110 (h'6E) All other addresses are <b>Reserved</b> .
2 2	2	De-Emphasis Control	7:5	R/W	000	De-E Setting	000: set by external Resistor 001: -1 dB 010: -2 dB 011: -3.3 dB 100: -5 dB 101: -6.7 dB 110: -9 dB 111: -12 dB
			4	R/W	0	De-E EN	0: De-Emphasis Enabled 1: De-Emphasis Disabled
			3:0	R/W	000	Reserved	Reserved

			TABLE	14. DE	SERIA	LIZER — Serial B	us Control Registers
ADD (dec)	ADD (hex)	Register Name	Bit(s)	R/W	Defa ult (bin)	Function	Description
0	0	Des Config 1	7	R/W	0	LF_MODE	0: 20 to 65 MHz SSCG Operation 1: 10 to 20 MHz SSCG Operation
			6	R/W	0	OS_CLKOUT	0: Normal CLKOUT Slew Rate 1: Increased CLKOUT Slew Rate
			5	R/W	0	OS_DATA	0: Normal DATA Slew Rate 1: Increased DATA Slew Rate
			4	R/W	0	RFB	0: Data strobed on Falling edge of CLKOUT 1: Data strobed on Rising edge of CLKOUT
			3:2	R/W	00	CONFIG	00: Normal Mode, Control Signal Filter Disabled 01: Normal Mode, Control Signal Filter Enabled 10: Reserved 11: Reserved
			1	R/W	0	SLEEP	Note – not the same function as PowerDown (PDB) 0: Normal Mode 1: Sleep Mode – <b>Register settings retained.</b>
			0	R/W	0	REG Control	0: Configurations set from control pins / STRAP pins 1: Configurations set from registers (except I2C_ID)
1	1	Slave ID	7	R/W	0		0: Address from ID[X] Pin 1: Address from Register
			6:0	R/W	1110 000	ID[X]	Serial Bus Device ID, Four IDs are: 7b '1110 001 (h'71) 7b '1110 010 (h'72) 7b '1110 011 (h'73) 7b '1110 110 (h'76) All other addresses are <b>Reserved</b> .
2	2	Des Features 1	7	R/W	0	OP_LOW	0: Set outputs state LOW (except LOCK) 1: Release output LOW state, outputs toggling normally Note: This register only workds during LOCK = 1
			6	R/W	0	OSS_SEL	Output Sleep State Select 0: CLKOUT, DO[23:0], CO1, CO2, CO3 = Tri-State, LOCK = Normal, PASS = H 1: CLKOUT, DO[23:0], CO1, CO2, CO3 = L, LOCK = Normal, PASS = H
			5:4	R/W	00	Reserved	Reserved
			3	R/W	0	OP_LOW Strap Bypass	0: Strap will determine whether OP_LOW feature is ON or OFF 1: Turns OFF OP_LOW feature
			2:0	R/W	00	OSC_SEL	000: disable 001: 50 MHz ±40% 010: 25 MHz ±40% 011: 16.7 MHz ±40% 100: 12.5 MHz ±40% 101: 10 MHz ±40% 110: 8.3 MHz ±40% 111: 6.3 MHz ±40%

# DS92LV2421/DS92LV2422

ADD		Register Name	Bit(s)	R/W	Defa	Function	Description
(dec)	(hex)				ult (him)		
3	3	Dee Feeturee 2	7.5		(bin)	EQ Cain	000: 1 625 dB
3	3	Des Features 2	7:5	R/W	000	EQ Gain	000: ~1.625 dB
							001: ~3.25 dB
							010: ~4.87 dB
							011: ~6.5 dB 100: ~8.125 dB
							101: ~9.75 dB
							110: ~11.375 dB
							111: ~13 dB
			4	R/W	0	EQ Enable	0: EQ = disable
			0.0		0000	000	1: EQ = enable
			3:0	R/W	0000	SSC	IF LF_MODE = 0, then:
							000: SSCG disable
							0001: fdev = $\pm 0.5\%$ , fmod = CLK/2168
							0010: fdev = $\pm 1.0\%$ , fmod = CLK/2168
							0011: fdev = $\pm 1.5\%$ , fmod = CLK/2168
							0100: fdev = $\pm 2.0\%$ , fmod = CLK/2168
							0101: fdev = $\pm 0.5\%$ , fmod = CLK/1300
							0110: fdev = $\pm 1.0\%$ , fmod = CLK/1300
							0111: fdev = $\pm 1.5\%$ , fmod = CLK/1300
							1000: fdev = ±2.0%, fmod = CLK/1300 1001: fdev = ±0.5%, fmod = CLK/868
							$1001. \text{ Idev} = \pm 0.5\%, \text{ fmod} = \text{CLK}/868$ 1010: fdev = ±1.0%, fmod = CLK/868
							$1010: \text{ fdev} = \pm 1.5\%, \text{ fmod} = \text{CLK/868}$
							1100: fdev = ±2.0%, fmod = CLK/868 1101: fdev = ±0.5%, fmod = CLK/650
							1110: fdev = ±0.3%, fmod = CLK/650
							1111: fdev = ±1.5%, fmod = CLK/650 IF LF_MODE = 1, then:
					1		000: SSCG disable
							0001: fdev = ±0.5%, fmod = CLK/620
							0010: fdev = ±1.0%, fmod = CLK/620
							$0010. \text{ Idev} = \pm 1.5\%, \text{ fmod} = \text{CLK}/620$ 0011: fdev = ±1.5%, fmod = CLK/620
							$0100: \text{ fdev} = \pm 2.0\%, \text{ fmod} = \text{CLK}/620$
							0101: fdev = ±0.5%, fmod = CLK/370 0110: fdev = ±1.0%, fmod = CLK/370
							$0110: 1dev = \pm 1.0\%, 1mod = CLK/370$ 0111: fdev = $\pm 1.5\%, fmod = CLK/370$
							$1000: \text{ fdev} = \pm 2.0\%, \text{ fmod} = \text{CLK}/370$
							$1000. \text{ fdev} = \pm 2.0\%, \text{ fmod} = \text{CLK}/370$ 1001: fdev = ±0.5%, fmod = CLK/258
							$1001. \text{ fdev} = \pm 0.5\%, \text{ fmod} = \text{CLK}/258$ 1010: fdev = ±1.0%, fmod = CLK/258
							$1010: \text{ fdev} = \pm 1.5\%, \text{ fmod} = \text{CLK}/258$ 1011: fdev = ±1.5%, fmod = CLK/258
							$1100: \text{ fdev} = \pm 2.0\%, \text{ fmod} = \text{CLK} 258$
							$1101: \text{ fdev} = \pm 2.5\%, \text{ fmod} = \text{CLK}/256$ $1101: \text{ fdev} = \pm 0.5\%, \text{ fmod} = \text{CLK}/192$
							1110: fdev = ±0.3%, fmod = CLK/192
							$1110. \text{ fdev} = \pm 1.5\%, \text{ fmod} = \text{CLK}/192$ 1111: fdev = ±1.5%, fmod = CLK/192
1			7			Poposter Enchia	
4	4	ROUT Config	/	R/W	0	Repeater Enable	0: Output ROUT+/- = disable
				<b></b>	0.000		1: Output ROUT+/- = enable
			6:0	R/W	0000	Reserved	Reserved
					000		

# **Applications Information**


#### **DISPLAY APPLICATION**

The DS92LV2421/DS92LV2422 chipset is intended for interface between a host (graphics processor) and a Display. It supports an 24-bit color depth (RGB888). In a RGB888 application, 24 color bits (D[23:0), Pixel Clock (CLKIN) and three control bits (C1, C2, C3) are supported across the serial link with CLK rates from 10 to 75 MHz. The chipset may also be used in 18-bit color applications. In this application three to six general purpose signals may also be sent from host to display.

The Des is expected to be located close to its target device. The interconnect between the Des and the target device is typically in the 1 to 3 inch separation range. The input capacitance of the target device is expected to be in the 5 to 10 pF range. Care should be taken on the CLK output trace as this signal is edge sensitive and strobes the data. It is also assumed that the fanout of the Des is one. If additional loads need to be driven, a logic buffer or mux device is recommended.

#### TYPICAL APPLICATION CONNECTION

Figure 32 shows a typical application of the DS92LV2421 Ser in Pin control mode for 24-bit Application. The LVDS outputs require 100 nF AC coupling capacitors to the line. The line driver includes internal termination. Bypass capacitors are placed near the power supply pins. At a minimum, four 0.1 µF capacitors and a 4.7 µF capacitor should be used for local device bypassing. System GPO (General Purpose Output) signals control the PDB and BISTEN pins. In this application the RFB pin is tied Low to latch data on the falling edge of the CLKIN. In this example the cable is long, therefore the VOD-SEL pin is tied High and a De-Emphasis value is selected by the resistor R1. The interface to the host is with 1.8 V LVC-MOS levels, thus the VDDIO pin is connected also to the 1.8V rail. The optional Serial Bus control is not used in this example, thus the SCL, SDA and ID[x] pins are left open. A delay cap is placed on the PDB signal to delay the enabling of the device until power is stable.




*Figure 33* shows a typical application of the DS92LV2422 Des in Pin/STRAP control mode 24-bit Application. The LVDS inputs utilize 100 nF coupling capacitors to the line and the receiver provides internal termination. Bypass capacitors are placed near the power supply pins. At a minimum, seven 0.1  $\mu$ F capacitors and two 4.7  $\mu$ F capacitors should be used for local device bypassing. System GPO (General Purpose Output) signals control the PDB and the BISTEN pins. In this application the RFB pin is tied Low to strobe the data on the falling edge of the CLKOUT.

Since the device in the Pin/STRAP mode, four 10 k $\Omega$  pull up resistors are used on the parallel output bus to select the desired device features. CFEN is set to 1 for Normal Mode with Control Signal Filter enabled, this is accomplished with the

STRAP pull-up on DO23. The receiver input equalizer is also enabled and set to provide 7.5 dB of gain, this is accomplished with EQ[3:0] set to 1001'b with STRAP pull ups on DO12 and DO15. To reduce parallel bus EMI, the SSCG feature is enabled and set to fmod = CLK/2168 and  $\pm$ 1% with SSC[3:0] set to 0010'b and a STRAP pull-up on DO4. The desired features are set with the use of the four pull up resistors.

The interface to the target display is with 3.3V LVCMOS levels, thus the VDDIO pin is connected to the 3.3 V rail. The optional Serial Bus Control is not used in this example, thus the SCL, SDA and ID[x] pins are left open. A delay cap is placed on the PDB signal to delay the enabling of the device until power is stable.



www.national.com

#### POWER UP REQUIREMENTS AND PDB PIN

The VDD (V<sub>DDn</sub> and V<sub>DDIO</sub>) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB pin is needed to ensure PDB arrives after all the VDD have settled to the recommended operating voltage. When PDB pin is pulled to V<sub>DDIO</sub>, it is recommended to use a 10 k $\Omega$  pull-up and a 22 uF cap to GND to delay the PDB input signal.

#### **TRANSMISSION MEDIA**

The Ser/Des chipset is intended to be used in a point-to-point configuration, through a PCB trace, or through twisted pair cable. The Ser and Des provide internal terminations providing a clean signaling environment. The interconnect for LVDS should present a differential impedance of 100 Ohms. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Shielded or un-shielded cables may be used depending upon the noise environment and application requirements.

#### LIVE LINK INSERTION

The Ser and Des devices support live pluggable applications. The automatic receiver lock to random data "plug & go" hot insertion capability allows the DS92LV2422 to attain lock to the active data stream during a live insertion event.

#### PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the LVDS Ser/Des devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both

ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the LVDS lines to prevent coupling from the LVCMOS lines to the LVDS lines. Closelycoupled differential lines of 100 Ohms are typically recommended for LVDS interconnect. The closely coupled lines help to ensure that coupled noise will appear as commonmode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the LLP style package is provided in National Application Note: AN-1187.


#### LVDS INTERCONNECT GUIDELINES

See AN-1108 and AN-905 for full details.

- Use  $100\Omega$  coupled differential pairs
- Use the S/2S/3S rule in spacings
  - -S = space between the pair
  - -2S = space between pairs
  - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the National web site at: **www.national.com/lvds** 

# DS92LV2421/DS92LV2422





Notes

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com