

## National Semiconductor DS92LX1621 / DS92LX1622

## 10 - 50 MHz DC-Balanced Channel Link III Serializer and **Deserializer with Bi-Directional Control Channel**

### General Description

The DS92LX1621 / DS92LX1622 chipset offers a Channel Link III interface with a high-speed forward channel and a fullduplex back channel for data transmission over a single differential pair. The Serializer/Deserializer pair is targeted for direct connections between automotive camera systems and Host Controller/Electronic Control Unit (ECU). The primary transport sends 16 bits of image data over a single high-speed serial stream together with a low latency bi-directional control channel transport that supports I<sup>2</sup>C. Included with the 16-bit payload is a selectable data integrity option for CRC (Cyclic Redundancy Check) or parity bit to monitor transmission link errors. Using National's embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional control information without the dependency of video blanking intervals. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

In addition, the Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The sleep function provides a power-savings mode and a remote wake up interrupt for signaling of a remote device.

The Serializer is offered in a 32-pin LLP package, and Deserializer is offered in a 40-pin LLP package.

### **Features**

- Configurable data throughput
  - 12-bit (min) up to 600 Mbits/sec
  - 16-bit (def) up to 800 Mbits/sec
  - 18-bit (max) up to 900 Mbits/sec
- 10 MHz to 50 MHz input clock support


Embedded clock with DC Balanced coding to support ACcoupled interconnects

January 14, 2011


- Capable to drive up to 10 meters shielded twisted-pair
- Bi-directional control interface channel with I<sup>2</sup>C support
- I<sup>2</sup>C interface for device configuration. Single-pin ID addressing
- 16-bit data payload with CRC (Cyclic Redundancy Check) for checking data integrity with programmable data transmission error detection and interrupt control
- Up to 6 Programmable GPIO's
- AT-SPEED BIST diagnosis feature to validate link integrity
- Individual power-down controls for both SER and DES
- User-selectable clock edge for parallel data on both SER and DES
- Integrated termination resistors
- 1.8V- or 3.3V-compatible parallel bus interface
- Single power supply at 1.8V
- IEC 61000-4-2 ESD compliant
- No reference clock required on Deserializer
- Programmable Receive Equalization
- LOCK output reporting pin to ensure link status
- EMI/EMC Mitigation
  - DES Programmable Spread Spectrum (SSCG) outputs
  - DES Receiver staggered outputs
- Temperature range -40°C to +85°C
- SER package: 32 pin LLP (5mm x 5mm)
- DES package: 40 pin LLP (6mm x 6mm)


## Applications


- Industrial Displays, Touch Screens
- Medical Imaging



© 2011 National Semiconductor Corporation 301230








Pin Name	Pin No.	I/O, Type	Description
LVCMOS PAR	ALLEL INTERFAC		· ·
DIN[13:0]	32, 31, 30, 29, 27, 26, 24, 23, 22, 21, 20, 19, 18, 17	Inputs, LVCMOS w/ pull down	Parallel data inputs.
HSYNC	1	Inputs, LVCMOS w/ pull down	Parallel data input 14, typically used as Horizontal SYNC Input
VSYNC	2	Inputs, LVCMOS w/ pull down	Parallel data input 15, typically used as Vertical SYNC Input
PCLK	3	Input, LVCMOS w/ pull down	Pixel Clock Input Pin. Strobe edge set by TRFB control register.
GENERAL PU	RPOSE INPUT OU	TPUT (GPIO)	
DIN[3:0]/ GPIO[5:2]	20, 19, 18, 17	Input/Output, Digital	DIN[3:0] general-purpose pins can be individually configured as either inputs or outputs; used to control and respond to various commands.
GPIO[1:0]	16, 15	Input/Output, Digital	General-purpose pins can be individually configured as either inputs or outputs; used to control and respond to various commands.
SERIAL CONT	ROL BUS - I <sup>2</sup> C CC	MPATIBLE	
SCL	4	Input/Output, Digital	Clock line for the serial control bus communication SCL requires an external pull-up resistor to V <sub>DDIO</sub> .
SDA	5	Input/Output, Open Drain	Data line for the serial control bus communication SDA requires an external pull-up resistor to V <sub>DDIO</sub> .
M/S	8	Input, LVCMOS w/ pull down	I <sup>2</sup> C Mode Select M/S = L, Master (default); device generates and drives the SCL clock line M/S = H, Slave; device accepts SCL clock input
CAD	6	Input, analog	Continuous Address Decoder Input pin to select the Slave Device Address. Input is connect to external resistor divider to programmable Device ID address (see Serial Control Bus Connection).
CONTROL AN		DN	•
PDB	9	Input, LVCMOS w/ pull down	Power down Mode Input Pin. PDB = H, Transmitter is enabled and is ON. PDB = L, Transmitter is in Sleep (Power Down). When the transmitter is in the SLEEP state, the PLL is shutdown, and IDD is minimized.
RES	7	Input, LVCMOS w/ pull down	Reserved. This pin MUST be tied LOW.
Channel Link I	II INTERFACE	. ·	
DOUT+	13	Input/Output, CML	Non-inverting differential output, back-channel input.
DOUT-	12	Input/Output, CML	Inverting differential output, back-channel input.
Power and Gro	ound		•
VDDPLL	10	Power, Analog	PLL Power, 1.8V ±5%
VDDT	11	Power, Analog	Tx Analog Power, 1.8V ±5%
VDDCML	14	Power, Analog	LVDS & BC Dr Power, 1.8V ±5%
VDDD	28	Power, Digital	Digital Power, 1.8V ±5%
VDDIO	25	Power, Digital	Power for input stage, The single-ended inputs are powered from $V_{\text{DDIO}}$ .
VSS	DAP	Ground, DAP	DAP must be grounded. Connect to ground plane with at least 9 vias.

4



Pin Name	Pin No.	I/O, Type	Description
LVCMOS PAR	ALLEL INTERFAC	E	
ROUT[13:0]	9, 10, 11, 12, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24	Outputs, LVCMOS	Parallel data outputs.
HSYNC	7	Output, LVCMOS	Parallel data output 14, typically used as Horizontal SYNC output
VSYNC	6	Output, LVCMOS	Parallel data output 14, typically used as Vertical SYNC output
PCLK	5	Output, LVCMOS	Pixel Clock Output Pin. Strobe edge set by RRFB control register
General Purpos	se Input Output (GF	PIO)	
ROUT[3:0] / GPIO[5:2]	21, 22, 23, 24	Input/Output, Digital	ROUT[3:0] general-purpose pins can be individually configured as either inputs or outputs; used to control and respond to various commands.
GPIO[1:0]	26, 27	Input/Output, Digital	General-purpose pins can be individually configured as either inputs or outputs; used to control and respond to various commands.
SERIAL CONT	ROL BUS - I <sup>2</sup> C CC	MPATIBLE	
SCL	3	Input/Output, Digital	Clock line for the serial control bus communication SCL requires an external pull-up resistor to V <sub>DDIO</sub> .
SDA	2	Input/Output, Open Drain	Data line for serial control bus communication SDA requires an external pull-up resistor to V <sub>DDIO</sub> .
M/S	40	Input, LVCMOS w/ pull up	I <sup>2</sup> C Mode Select M/S = L, Master; device generates and drives the SCL clock line M/S = H, Slave (default); device accepts SCL clock input
CAD	1	Input, analog	Continuous Address Decoder Input pin to select the Slave Device Address. Input is connect to external resistor divider to programmable Device ID address (see Serial Control Bus Connection)
CONTROL AN	D CONFIGURATIC	<b>N</b>	
PDB	29	Input, LVCMOS w/ pull down	Power down Mode Input Pin. PDB = H, Receiver is enabled and is ON. PDB = L, Receiver is in Sleep (Power down mode). When the Receiver is in the SLEEP state, the LVCMOS Outputs are in TRI-STATE, the PLL is shutdown and IDD is minimized.
LOCK	28	Output, LVCMOS	LOCK Status Output Pin. LOCK = H, PLL is Locked, outputs are active LOCK = L, PLL is unlocked, ROUT and PCLK output states are controlled by OSS_SEL. May be used as Link Status.
PASS	31	Output, LVCMOS	When BISTEN = L; Normal operation PASS is high to indicate no errors are detected. The PASS pin asserts low to indicate a CRC error was detected on the link.
RES	32, 33, 39	-	Reserved. Pin 39: This pin MUST be tied LOW. Pins 32, 33: Leave pin open.
BIST MODE			
BISTEN	37	Input, LVCMOS w/ pull down	BIST Enable Pin. BISTEN = H, BIST Mode is enabled. BISTEN = L, BIST Mode is disabled.
PASS	31	Output, LVCOMS	PASS Output Pin for BIST mode. PASS = H, ERROR FREE Transmission PASS = L, one or more errors were detected in the received payload. Leave Open if unused. Route to test point (pad) recommended.

Pin Name	Pin No.	I/O, Type	Description
RIN+	35	Input/Output, CML	Noninverting differential input, back channel output.
RIN-	36	Input/Output, CML	Inverting differential input, back channel output.
POWER AND G	ROUND	•	
VDDSSCG	4	Digital Power	SSCG Power, 1.8V ±5% Power supply must be connect regardless if SSCG function is in operation
VDDOR1/2/3	25, 16, 8	Digital Power	TTL Output Buffer Power, The single-ended outputs and control input are powered from V <sub>DDIO</sub> . V <sub>DDIO</sub> can be connected to a 1.8V $\pm$ 5% or 3.3V $\pm$ 10%
VDDD	13	Digital Power	Digital Core Power, 1.8V ±5%
VDDR	30	Analog Power	Rx Analog Power, 1.8V ±5%
VDDCML	34	Analog Power	Bi-Directional Control Channel Driver Power, 1.8V ±5%
VDDPLL	38	Analog Power	PLL Power, 1.8V ±5%
VSS	DAP	Ground	DAP must be grounded. Connect to the ground plane with at least 16 vias.

Downloaded from  $\underline{\text{Elcodis.com}}$  electronic components distributor

DS92LX1621 / DS92LX1622

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>DD1V8</sub> )	-0.3V to +2.5V
Supply Voltage (V <sub>DD3V3</sub> )	-0.3V to +4.0V
LVCMOS Input Voltage (V <sub>DD1V8</sub> )	-0.3V to +(V <sub>DD1V8</sub> + 0.3V)
LVCMOS Input Voltage (V <sub>DD3V3</sub> )	-0.3V to +(V <sub>DD3V3</sub> + 0.3V)
LVCMOS Output Voltage (V <sub>DD</sub> )	-0.3V to +(V <sub>DD</sub> + 0.3V)
CML Driver I/O Voltage (V <sub>DD1V8</sub> )	–0.3V to (V <sub>DD1V8</sub> + 0.3V)
CML Receiver I/O Voltage	
(V <sub>DD1V8</sub> )	–0.3V to (V <sub>DD1V8</sub> + 0.3V)
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C
Maximum Package Power Dissipation Capacity	1/θJA °C/W above +25°
Package Derating: DS92LX1621 32L LLP	
θ <sub>JA</sub> (based on 9 thermal vias)	34.3 °C/W
θ <sub>JC</sub> (based on 9 thermal vias)	6.9 °C/W
Maximum Package Power Dissipation Capacity Package	1/θ <sub>JA</sub> °C/W above +25°
Package Derating: DS92LX1622 40L LLP	
θ <sub>JA</sub> (based on 16 thermal vias)	28.0 °C/W

θ <sub>JC</sub> (based on 16 thermal vias)	4.4 °C/W
ESD Rating (IEC 61000-4-2)	$RD = 330\Omega$ , $CS = 150pF$
Air Discharge (DOUT+, DOUT-, RIN+, RIN-) Contact Discharge (DOUT+, DOUT-, RIN+,	≥±25 kV
RIN-)	≥±10 kV
ESD Rating (HBM)	≥±8 kV

## Recommended Operating Conditions

	Min	Nom	Max	Units	
V <sub>DD</sub> (1.8V)	1.71	1.8	1.89	V	
V <sub>DDIO</sub> (1.8V Mode)	1.71	1.8	1.89	V	
V <sub>DDIO</sub> (3.3V Mode)	3	3.3	3.6	V	
Supply Noise					
V <sub>DDn</sub> (1.8V)			25	mVp-p	
V <sub>DDIO</sub> (1.8V)			25	mVp-p	
V <sub>DD3V3</sub>			50	mVp-p	
Operating Free Air Temperature (T <sub>A</sub> )	-40	25	85	°C	
Input Clock Rate	10		50	MHz	

• •

### Serializer Electrical Characteristics (Note 2, Note 3, Note 4)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Condition	ns	Min	Тур	Max	Units
VCMOS	DC SPECIFICATIONS 3.3V I/C	(SER INPUTS, DES OUT	PUTS, GPIO, CON	TROL INPU	TS AND C	UTPUTS)	
V <sub>IH</sub>	High Level Input Voltage	VIN = 3.0V to 3.6V		2.0		V <sub>IN</sub>	V
/ <sub>IL</sub>	Low Level Input Voltage	VIN = 3.0V to 3.6V		GND		0.8	V
IN	Input Current	VIN = 0V or 3.6V VIN = 3.0V to 3.6V		-20	±1	+20	μA
/ <sub>он</sub>	High Level Output Voltage	V <sub>DDIO</sub> = 3.0V to 3.6V		2.4		V <sub>DDIO</sub>	V
/ <sub>OL</sub>	Low Level Output Voltage	V <sub>DDIO</sub> = 3.0V to 3.6V I <sub>OH</sub> = +4mA		GND		0.4	V
OS	Output Short Circuit Current	V <sub>OUT</sub> = 0V	Serializer GPIO Outputs		-24		mA
			Deserializer LVCMOS Outputs		-39		
oz	TRI-STATE® Output Current	PDB = 0V, V <sub>OUT</sub> = 0V or V <sub>DD</sub>	LVCMOS Outputs	-20	±1	+20	μA
VCMOS	DC SPECIFICATIONS 1.8V I/C	(TX INPUTS, RX OUTPU	TS, GPIO, CONTR		AND OUT	PUTS)	
/ <sub>IH</sub>	High Level Input Voltage	V <sub>IN</sub> = 1.71V to 1.89V		0.65 V <sub>IN</sub>		V <sub>IN</sub> +0.3	
/ <sub>IL</sub>	Low Level Input Voltage	V <sub>IN</sub> = 1.71V to 1.89V		GND		0.35 V <sub>IN</sub>	V
IN	Input Current	V <sub>IN</sub> = 0V or 1.89V V <sub>IN</sub> = 1.71V to 1.89V		-20	±1	+20	μA
/ <sub>OH</sub>	High Level Output Voltage	V <sub>DDIO</sub> = 1.71V to 1.89V I <sub>OH</sub> = -4mA		V <sub>DDIO</sub> - 0.45		V <sub>DDIO</sub>	V
/ <sub>OL</sub>	Low Level Output Voltage	V <sub>DDIO</sub> = 1.71V to 1.89V I <sub>OL</sub> = +4 mA		GND		0.45	V

Symbol	Parameter	Conditions	6	Min	Тур	Max	Unit
OS	Output Short Circuit Current	V <sub>OUT</sub> = 0V ( <i>Note 10</i> )	Serializer GPIO Outputs		-11		
			Deserializer LVCMOS Outputs		-20		mA
l <sub>oz</sub>	TRI-STATE® Output Current	PDB = 0V, VOUT = 0V or VDD	LVCMOS Outputs	-20	±1	+20	μA
CML DRIV	ER DC SPECIFICATIONS (DC	OUT+, DOUT-)	•				
IV <sub>OD</sub> I	Output Differential Voltage	R <sub>T</sub> = 100Ω		268	340	412	mV
ΔV <sub>OD</sub>	Output Differential Voltage Unbalance	R <sub>L</sub> = 100Ω			1	50	mV
V <sub>os</sub>	Output Differential Offset Voltage	R <sub>L</sub> = 100Ω ( <i>Figure 7</i> )		V <sub>DD (MIN)</sub> - V <sub>OD (MAX)</sub>	V <sub>DD</sub> - V <sub>OD</sub>	V <sub>DD (MAX)</sub> - V <sub>OD (MIN)</sub>	V
ΔV <sub>OS</sub>	Offset Voltage Unbalance	R <sub>L</sub> = 100Ω			1	50	mV
I <sub>os</sub>	Output Short Circuit Current	DOUT+/- = 0V, PDB = L or H ( <i>Note 10</i> )			-27		mA
R <sub>T</sub>	Differential Internal Termination Resistance	Differential across DOUT+	and DOUT-	80	100	120	Ω
CML REC	EIVER DC SPECIFICATIONS (	RIN+, RIN-)					
V <sub>TH</sub>	Differential Threshold High Voltage	Figure 0				+90	
V <sub>TL</sub>	Differential Threshold Low Voltage	Figure 8		-90			mV
V <sub>IN</sub>	Differential Input Voltage Range	RIN+ - RIN-		180			mV
I <sub>IN</sub>	Input Current	$V_{IN} = V_{DD}$ or 0V, $V_{DD} = 1.89V$		-20		+20	μA
R <sub>T</sub>	Differential Internal Termination Resistance	Differential across RIN+ and	d RIN-	80	100	120	Ω
SER/DES	SUPPLY CURRENT *DIGITAL	, PLL, AND ANALOG VDD	S				
I <sub>DDT</sub>	Serializer (Tx) Total Supply Current Mode	RT = $100\Omega$ WORST CASE pattern ( <i>Figure 5</i> )	VDDn = 1.89V, f = 50MHz Default		62	90	mA
	(includes load current)	$RT = 100\Omega$ RANDOM PRBS-7 pattern	Registers		55		
I <sub>ddiot</sub>	Serializer (Tx) VDDIO Supply Current (includes load current)	$RT = 100\Omega$ WORST CASE pattern ()	VDDn = 1.89V, f = 50MHz Default Registers		2	5	
			VDDn = 3.6V, f = 50MHz Default Registers		7	15	mA
1			V <sub>DD</sub> = 1.89V		370	775	
I <sub>DDTZ</sub>	Serializer (Tx) Supply Current Power-down	PDB = 0V; All other LVCMOS Inputs = 0V	V <sub>DDIO</sub> = 1.89V		55	125	μA
I <sub>DDIOTZ</sub>		LVCMOS Inputs = 0V			65	135	

Symbol	Parameter	Condition	ns	Min	Тур	Мах	Units
I <sub>DDR</sub>	Deserializer (Rx) Supply Current (includes load	V <sub>DDn</sub> = 1.89V CL = 8pF WORST CASE Pattern ( <i>Figure 5</i> )	f = 50 MHz SSCG[3:0] = ON Default Registers		60	96	
current)	V <sub>DDn</sub> = 3.6V CL = 8pF WORST CASE Pattern	f = 50 MHz Default Registers		53		mA	
I <sub>DDIOR</sub>	Deserializer (Rx) VDDIO Supply Current (includes load current)	$V_{DDIO} = 1.89V$ CL = 8pF WORST CASE Pattern ( <i>Figure 5</i> )	f = 50 MHz Default Registers		16	25	
		V <sub>DDIO</sub> = 3.6V CL = 8pF Worst Case Pattern	f = 50 MHz Default Registers		38	64	
I <sub>DDRZ</sub>	Deserializer (Rx) Supply Current Power-down	PDB = 0V; All other LVCMOS Inputs = 0V	V <sub>DDn</sub> = 1.89V V <sub>DDIO</sub> = 1.89V		42 8	400 40	μA
I <sub>DDIORZ</sub>			$V_{DDIO} = 3.6V$		350	800	1

## **Recommended Serializer Timing for PCLK**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>TCP</sub>	Transmit Clock Period	10 MHz — 50 MHz	20	Т	100	ns
t <sub>TCIH</sub>	Transmit Clock Input High Time		0.4T	0.5T	0.6T	ns
t <sub>TCIL</sub>	Transmit Clock Input Low Time		0.4T	0.5T	0.6T	ns
t <sub>CLKT</sub>	PCLK Input Transition Time		0.5		3	ns
f <sub>osc</sub>	Internal oscillator clock source			25		MHz

## **Serializer Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>LHT</sub>	CML Low-to-High Transition Time	RL = 100Ω ( <i>Figure 6</i> )		150	330	ps
t <sub>HLT</sub>	CML High-to-Low Transition Time	RL = 100Ω ( <i>Figure 6</i> )		150	330	ps
t <sub>DIS</sub>	Data Input Setup to PCLK	Carializar Data Insuta ( <i>Figure</i> 10)	2.0			ns
t <sub>DIH</sub>	Data Input Hold from PCLK	Serializer Data Inputs ( <i>Figure 10</i> )	2.0			ns
t <sub>PLD</sub>	Serializer PLL Lock Time	RL = 100Ω (( <i>Note 5</i> , <i>Note 9</i> ))		1	2	ms
t <sub>SD</sub>	Serializer Delay	$R_{T} = 100\Omega$ f = 10-50 MHz Reg Address 0x03h b[0] (TRFB = 1) ( <i>Figure 12</i> )	6.386T + 5	6.386T + 12	6.386T + 19.7	ns
t <sub>JIND</sub>	Serializer Output Deterministic Jitter	Serializer output intrinsic deterministic jitter. Measure with PRBS-7 test pattern. PCLK = 50 MHz		0.13		UI

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>JINR</sub>	Serializer Output Random	Serializer output intrinsic random jitter				
	Jitter	(cycle-cycle). Alternating – 1,0		0.04		UI
		pattern.				
		Serializer output peak-to-peak jitter				
	Peak-to-peak Serializer	includes deterministic jitter, random				
t <sub>JINT</sub>	Output Jitter	jitter, and jitter transfer from serializer		0.396		UI
		input. Measure with PRBS-7 test				
		pattern.				
<b>`</b>	Serializer Jitter Transfer	PCLK = 50 MHz		1.9		MHz
∧ <sub>STXBW</sub>	Function -3 dB Bandwidth	Default Registers		1.9		
2	Serializer Jitter Transfer	PCLK = 50 MHz		0.014		dD
$\delta_{STX}$	Function	Default Registers		0.944		dB
	Serializer Jitter Transfer	PCLK = 50 MHz				
δ <sub>STXf</sub>	Function Peaking	Default Registers		500		kHz
-	Frequency					

**Deserializer Switching Characteristics** Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t <sub>RCP</sub>	Receiver Output Clock Period	t <sub>RCP</sub> = t <sub>TCP</sub>	PCLK	20	Т	100	ns
t <sub>PDC</sub>	PCLK Duty Cycle	Default Registers SSCG[3:0] = OFF	PCLK	45	50	55	%
t <sub>CLH</sub>	LVCMOS Low-to-High Transition Time	V <sub>DDIO</sub> : 1.71V to 1.89V or 3.0V to 3.6V, C <sub>L</sub> = 8 pF	PCLK	1.3	2.0	2.8	
t <sub>CHL</sub>	LVCMOS High-to-Low Transition Time	(lumped load) Default Registers ( ( <i>Note 10</i> ))		1.3	2.0	2.8	ns
t <sub>CLH</sub>	LVCMOS Low-to-High Transition Time	$V_{DDIO}$ : 1.71V to 1.89V or 3.0V to 3.6V, $C_{L} = 8 \text{ pF}$	Deserializer Data	1.6	2.4	3.3	
t <sub>CHL</sub>	LVCMOS High-to-Low Transition Time	(lumped load) Default Registers ( ) ( <i>Note 9</i> )	Outputs	1.6	2.4	3.3	ns
ROS	ROUT Setup Data to PCLK	V <sub>DDIO</sub> : 1.71V to 1.89V or		0.38T	0.5T		
t <sub>ROH</sub>	ROUT Hold Data to PCLK	3.0V to 3.6V, CL = 8pF (lumped load) Default Registers ()	Deserializer Data Outputs	0.38T	0.5T		ns
t <sub>DD</sub>	Deserializer Delay	Default Registers Register 0x03h b[0] (RRFB = 1)	10 MHz-50 MHz	4.571T + 8	4.571T + 12	4.571T + 16	ns
DDLT	Deserializer Data Lock Time		10 MHz-50 MHz			10	ms
RJIT	Receiver Input Jitter Tolerance		50 MHz		0.53		UI
RDJ	Receiver Clock Jitter	PCLK	10 MHz		300	550	ps
HD5		SSCG[3:0] = OFF	50 MHz	_	120	250	
t <sub>DPJ</sub>	Deserializer Period Jitter	PCLK SSCG[3:0] = OFF	10 MHz 50 MHz		425 320	600 480	ps
	Departializar Cycla to Cycla Clock		10 MHz		320	500	
t <sub>DCCJ</sub>	Deserializer Cycle-to-Cycle Clock Jitter	SSCG[3:0] = OFF	50 MHz		300	500	ps
fdev	Spread Spectrum Clocking Deviation Frequency	LVCMOS Output Bus	20 MHz-50 MHz		±0.5% to ±2.0%		%
fmod	Spread Spectrum Clocking Modulation Frequency	(Figure 17)	20 MHz-50 MHz		±9 kHz to ±66 kHz		kHz

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RECOMM	ENDED INPUT TIMING REQUIREMEN	<b>TS</b> RECOMMENDED INPUT TIMING	REQUIREM	IENTS (( <i>No</i> i	te 13))	
f <sub>SCL</sub>	SCL Clock Frequency		>0		100	kHz
f <sub>LOW</sub>	SCL Low Period	f <sub>SCL</sub> = 100 kHz	4.7			μs
f <sub>HIGH</sub>	SCL High Period		4.0			μs
t <sub>HD:STA</sub>	Hold time for a start or a repeated start condition		4.0			μs
t <sub>SU:STA</sub>	Set Up time for a start or a repeated start condition		4.7			μs
t <sub>HD:DAT</sub>	Data Hold Time		0		3.45	μs
t <sub>SU:DAT</sub>	Data Set Up Time		250			ns
t <sub>su:sto</sub>	Set Up Time for STOP Condition,		4.0			μs
t <sub>r</sub>	SCL & SDA Rise Time				1000	ns
t <sub>f</sub>	SCL & SDA Fall Time				300	ns
C <sub>b</sub>	Capacitive load for bus				400	pF
SWITCHIN	NG CHARACTERISTICS (( <i>Note 9</i> ))				•	
f	SCL Clock Frequency	Serializer M/S = 0 – R/W Register 0x05 = 0x40'h		100		kHz
f <sub>SCL</sub>		Deserializer M/S = 0 – READ Register 0x06 b[6:4] = 0x00'h		100		κΠΖ
f <sub>LOW</sub>	SCL Low Period	Serializer M/S = 0 – R/W Register 0x05 = 0x40'h	4.7			μs
·LOW		Deserializer M/S = 0 - READ Register 0x06 b[6:4] = 0x00'h	1.7			μο
f	SCL High Period	Serializer M/S = 0 – R/W Register 0x05 = 0x40'h	4.0			
f <sub>HIGH</sub>		Deserializer M/S = 0 - READ Register 0x06 b[6:4] = 0x00'h	4.0			μs
t <sub>HD:STA</sub>	Hold time for a start or a repeated start condition	Serializer M/S = 0 Register 0x05 = 0x40'h	4.0			μs
t <sub>SU:STA</sub>	Set Up time for a start or a repeated start condition	Serializer M/S = 0 Register 0x05 = 0x40'h	4.7			μs
t <sub>HD:DAT</sub>	Data Hold Time		0		3.45	μs
t <sub>SU:DAT</sub>	Data Set Up Time		250			ns
t <sub>su:sto</sub>	Set Up Time for STOP Condition	Serializer M/S = 0	4.0			μs
t <sub>f</sub>	SCL & SDA Fall Time				300	ns
t <sub>BUF</sub>	Bus free time between a stop and start condition	Serializer M/S = 0	4.7			μs
		Serializer M/S = 1		1		
t <sub>TIMEOUT</sub>	NACK Time out	Deserializer MODE = 1 Register 0x06 b[2:0]=111'b		25		ms




FIGURE 4. Bi-Directional Control Bus Timing

## **Bi-Directional Control Bus DC Characteristics (SCL, SDA) - I<sup>2</sup>C Compliant**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input High Level	SDA and SCL	0.7 x V <sub>DDIO</sub>		V <sub>DDIO</sub>	V
V <sub>IL</sub>	Input Low Level Voltage	SDA and SCL	GND		0.3 x V <sub>DDIO</sub>	V
V <sub>HY</sub>	Input Hysteresis			>50		mV
I <sub>oz</sub>	TRI-STATE® Output Current	$PDB = 0V \ V_OUT = 0V \ or \ V_DD$	-20	±1	+20	μA
I <sub>IN</sub>	Input Current	SDA or SCL, Vin = $V_{DDIO}$ or GND	-20	±1	+20	μA
C <sub>IN</sub>	Input Pin Capacitance			<5		pF
V <sub>OL</sub>	Low Level Output Voltage	SCL and SDA VDDIO = 3.0V IOL = 1.5 mA			0.36	V
		SCL and SDA VDDIO = 1.71V IOL = 1 mA			0.36	V

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional; the device should not be operated beyond such conditions.

**Note 2:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

Note 4: Typical values represent most likely parametric norms at 1.8V or 3.3V,  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 5: t<sub>PLD</sub> and t<sub>DDLT</sub> is the time required by the serializer and deserializer to obtain data lock when exiting power-down state with an active PCLK.

Note 6: t<sub>DCJ</sub> is the maximum amount of jitter measured over 30,000 samples based on Time Interval Error (TIE).

Note 7:  $t_{DPJ}$  is the maximum amount the period is allowed to deviate measured over 30,000 samples.

Note 8: t<sub>DCCJ</sub> is the maximum amount of jitter between adjacent clock cycles measured over 30,000 samples.

Note 9: Specification is guaranteed by design and is not tested in production.

Note 10: Specification is guaranteed by characterization and is not tested in production.


Note 11: t<sub>RJIT</sub> max (0.61 UI) is limited by instrumentation and actual t<sub>RJIT</sub> of in-band jitter at low frequency (<2MHz) is greater than 1 UI.


Note 12: UI - Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.


Note 13: Recommended Input Timing Requirements are input specifications and not tested in production.


## **AC Timing Diagrams and Test Circuits**


DS92LX1621 / DS92LX1622
















FIGURE 19. Typical Deserializer Input Jitter Tolerance Curve at 43 MHz

TAB	LE 1. DS92	LX16	621 Control I	Regist	ters	
Addr (Hex)	Name	Bits	Field	R/W	Default	Description
•	120 Device ID	7:1	DEVICE ID	RW	0x58	7-bit address of Serializer; 0x58h (1011_000X) default
0	I <sup>2</sup> C Device ID	0	SER ID	RW	0	0: Device ID is from CAD 1: Register I <sup>2</sup> C Device ID overrides CAD
		7:3	RESERVED		0	Reserved
1	Reset	2	STANDBY	RW	0	Standby mode control. Retains control register data. Supported only when M/S = 0 0: Enabled. Low-current Standby mode with wake-up capability. Suspends all clocks and functions. 1: Disabled. Standby and wake-up disabled
		1	DIGITAL RESET0	RW	0 self clear	1: Resets the device to default register values. Does not affect device I <sup>2</sup> C Bus or Device ID
		0	DIGITAL RESET1	RW	0 self clear	1: Digital Reset, retains all register values
2	Reserved	7:0	RESERVED		0x20'h	Reserved
	CRC Fault Tolerant Transmission	7	RX CRC CHECKER ENABLE	RW	1	Back Channel CRC Enable 0: Disable 1: Enable For propper CRC operation, control register 0x03h b[6] of the Deserializer must be enabled.
	CRC Fault Tolerant Transmission	6	TX CRC GEN ENABLE	RW	1	Forward Channel CRC Enable 0: Disable 1: Enable For propper CRC operation, control register 0x03h b[7] of the Deserializer must be enabled.
	VDDIO Control	5	VDDIO CONTOL	RW	1	Auto V <sub>DDIO</sub> detect 0: Disable 1: Enable (auto detect mode)
3	VDDIO Mode	4	VDDIO MODE	RW	1	VDDIO voltage set Only used when VDDIOCONTROL = 0 0: 1.8V 1: 3.3V
	I <sup>2</sup> C Pass- Through	3	I <sup>2</sup> C PASS- THROUGH	RW	1	I <sup>2</sup> C Pass-Through Mode 0: Disabled 1: Enabled
	Reserved	2	RESERVED		0	Reserved
	PCLK_AUTO	1	PCLK_AUTO	RW	1	Switch over to internal 25 MHz oscillator clock in the absence of PCLK 0: Disable 1: Enable
	TRFB	0	TRFB	RW	1	Pixel Clock Edge Select: 0: Parallel Interface Data is strobed on the Falling Clock Edge. 1: Parallel Interface Data is strobed on the Rising Clock Edge.
		7:6	RESERVED		0	Reserved
4	CRC Transmission	5	CRC RESET	RW	0	1: CRC Reset. Clears CRC Error counter.
		4:0	RESERVED			Reserved

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
5	I <sup>2</sup> C Bus Rate	7:0	I <sup>2</sup> C BUS RATE	RW	0x40	$l^{2}C$ ratio is determined by the following: $f_{SCL} = 6.25$ MHz / register value (in decimal) 0x40'h = ~100 kHz SCL (default) Note: Register values <0x32'h are NOT supported.
6	DES ID	7:1	DES DEV ID	RW	0x60	Deserializer Device ID = 0x60 (1100_000X) default
		0	RESERVED		0	Reserved.
7	Slave ID	7:1	SLAVE DEV ID	RW	0	Slave Device ID. Must be programmed to communicate with remote slave device
		0	RESERVED		0	Reserved.
8	Reserved	7:0	RESERVED	RW	0	Reserved
9	Reserved	7:0	RESERVED	RW	1	Reserved
А	CRC Errors	7:0	CRC ERROR B0	R	0	Number of CRC errors - 8 LSBs
В	CRC Errors	7:0	CRC ERROR B1	R	0	Number of CRC errors - 8 MSBs
	Reserved	7:3	RESERVED		0	Reserved
0	PCLK Detect	2	PCLK DETECT	R	0	1: Valid PCLK detected 0: Valid PCLK not detected
С	CRC Check	1	DES ERROR	R	0	1: CRC error during communication with Deserializer
	Cable Link Detect Status	0	LINK DETECT	R	0	1: Cable link detected 0: Cable link not detected
		7:4	RESERVED		1	Reserved
		3:2	RESERVED		0	Reserved
D	GPIO[0] Config	1	GPIO0 DIR	RW	0	0: Output 1: Input
	0	GPIO0 EN	RW	1	0: TRI-STATE® 1: Enabled	
		7:4	RESERVED		0	Reserved
		3:2	RESERVED		0	Reserved
Е	GPIO[1] Config	1	GPIO1 DIR	RW	0	0: Output 1: Input
		0	GPIO1 EN	RW	1	0: TRI-STATE® 1: Enabled
		7:4	RESERVED		0	Reserved
		3:2	RESERVED		0	Reserved
F	GPIO[2] Config	1	GPIO2 DIR	RW	1	0: Output 1: Input
		0	GPIO2 EN	RW	1	0: TRI-STATE® 1: Enabled
		7:4	RESERVED		0	Reserved
		3:2	RESERVED		0	Reserved
10	GPIO[3] Config	1	GPIO3 DIR	RW	1	0: Output 1: Input
		0	GPIO3 EN	RW	1	0: TRI-STATE® 1: Enabled
		7:4	RESERVED		0	Reserved
		3:2	RESERVED		0	Reserved
11	GPIO[4] Config	1	GPIO4 DIR	RW	1	0: Output 1: Input
		0	GPIO4 EN	RW	1	0: TRI-STATE® 1: Enabled

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
	7:4	RESERVED		0	Reserved	
		3:2	RESERVED		0	Reserved
12	GPIO[5] Config	1	GPIO5 DIR	RW	1	0: Output 1: Input
		0	GPIO5 EN	RW	1	0: TRI-STATE® 1: Enabled
13	General Purpose Control Reg	7:0	GPCR[7] GPCR[6] GPCR[5] GPCR[4] GPCR[3] GPCR[2] GPCR[1] GPCR[0]	RW	0	0: LOW 1: HIGH

#### TABLE 2. DS92LX1622 Control Registers Addr Bits R/W Default Name Field Description (Hex) 7-bit address of Deserializer; 7:1 DEVICE ID RW 0x60h 0x60h 0 I<sub>2</sub>C Device ID (1100\_000X) default 0: Device ID is from CAD DES ID RW 0 0 1: Register I<sub>2</sub>C Device ID overrides CAD 7:3 RESERVED Reserved Remote Wake-up Select 1: Enable. Generate remote wakeup signal automatically 2 REM\_WAKEUP RW 0 wake-up the Serializer in Standby mode 0: Disable. Puts the Serializer (M/S = 0) in Standby mode 1 Reset when Deserializer M/S = 1 0 self 1: Resets the device to default register values. Does not 1 DIGITALRESET0 RW clear affect device I2C Bus or Device ID 0 self 1: Digital Reset, retains all register values 0 DIGITALRESET1 RW clear 7:6 Reserved Reserved 1: Output PCLK or Internal 25 MHz Oscillator clock Auto Clock 5 AUTO\_CLOCK RW 0 0: Only PCLK when valid PCLK present **Output Sleep State Select OSS Select** 4 OSS\_SEL RW 0 0: Outputs = LOW , when LOCK = L 1: Outputs = TRI-STATE®, when LOCK = L SSCG Select 0000: Normal Operation, SSCG OFF 0001: fmod (KHz) PCLK/2168, fdev ±0.50% 0010: fmod (KHz) PCLK/2168, fdev ±1.00% 0011: fmod (KHz) PCLK/2168, fdev ±1.50% 2 0100: fmod (KHz) PCLK/2168, fdev ±2.00% 0101: fmod (KHz) PCLK/1300, fdev ±0.50% 0110: fmod (KHz) PCLK/1300, fdev ±1.00% SSCG 3:0 SSCG 0 0111: fmod (KHz) PCLK/1300, fdev ±1.50% 1000: fmod (KHz) PCLK/1300, fdev ±2.00% 1001: fmod (KHz) PCLK/868, fdev ±0.50% 1010: fmod (KHz) PCLK/868, fdev ±1.00% 1011: fmod (KHz) PCLK/868, fdev ±1.50% 1100: fmod (KHz) PCLK/868, fdev ±2.00% 1101: fmod (KHz) PCLK/650, fdev ±0.50% 1110: fmod (KHz) PCLK/650, fdev ±1.00% 1111: fmod (KHz) PCLK/650, fdev +/-1.50%

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
	CRC Fault Tolerant	7	Tx CRC CHECK ENABLE	RW	1	Back Channel CRC Enable 0: Disable 1: Enable For proper CRC operation, on Serailizer 0x03h b[6] control register must be Enabled.
	Transmission	6	Rx CRC GEN ENABLE	RW	1	Foward Channel CRC Enable 0: Disable 1: Enable For proper CRC operation, on Serailizer 0x03h b[7] control register must be Enabled.
	VDDIO Control	5	VDDIO CONTROL	RW	1	Auto voltage control 0: Disable 1: Enable (auto detect mode)
3	VDDIO Mode	4	VDDIO MODE	RW	0	VDDIO voltage set Only used when VDDIOCONTROL = 0 0: 1.8V 1: 3.3V
	I <sup>2</sup> C Pass-Through	3	I <sup>2</sup> C PASS- THROUGH	RW	1	I <sup>2</sup> C Pass-Through Mode 0: Disabled 1: Enabled
	Auto ACK	2	AUTO ACK	RW	0	0: Disable 1: Enable
	CRC Reset	1	CRC RESET	RW	0	1: CRC reset
	RRFB	0	RRFB	RW	1	Pixel Clock Edge Select 0: Parallel Interface Data is strobed on the Falling Clock Edge 1: Parallel Interface Data is strobed on the Rising Clock Edge.
4	EQ Feature Control1	7:0	EQ	RW	0	00 <sup>°</sup> h: ~0.0 dB 01 <sup>°</sup> h: ~4.5 dB 03 <sup>°</sup> h: ~6.5 dB 07 <sup>°</sup> h: ~7.5 dB 0F <sup>°</sup> h: ~8.0 dB 1F <sup>°</sup> h: ~11.0 dB 3F <sup>°</sup> h: ~12.5 dB FF <sup>°</sup> h: ~14.0 dB
5	Reserved	7:0	RESERVED		0	Reserved

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
	Reserved	7	RESERVED			
	SCL Prescale	6:4	SCL_PRESCALE		0	Prescales the SCL clock line when reading data byte from a slave device (M/S = 0) 000 : ~100 kHz SCL (default) 001 : ~125 kHz SCL 101 : ~11 kHz SCL 110 : ~33 kHz SCL 111 : ~50 kHz SCL Other values are NOT supported.
6	Remote NACK	3	REM_NACK_TIM ER	RW	1	Remote NACK Timer Enable In slave mode (MODE = 1 if bit is set the I2C core will automatically timeout wher no acknowledge condition was detected. 1: Enable 0: Disable
	Remote NACK	2:0	NACK_TIMEOUT	RW	0	Remote NACK Timeout. 000: 2.0 ms 001: 5.2 ms 010: 8.6 ms 011: 11.8 ms 100: 14.4 ms 101: 18.4 ms 110: 21.6 ms 111: 25.0 ms
7	SER ID	7:1	SER DEV ID	RW	0x58h	Serializer Device ID = 0x58 (1011_000X) default
		0	RESERVED		0	Reserved
8	ID[0] Index	7:1	ID[0] INDEX	RW	0	Target slave Device ID slv_id1 [7:1]
		0	RESERVED		0	Reserved.
9	ID[1] Index	7:1	ID[1] INDEX	RW	0	Target slave Device ID slv_id1 [7:1]
-		0	RESERVED		0	Reserved.
А	ID[2] Index	7:1	ID[2] INDEX	RW	0	Target slave Device ID slv_id2 [7:1]
		0	RESERVED		0	Reserved.
В	ID[3] Index	7:1	ID[3] INDEX	RW	0	Target slave Device ID slv_id3 [7:1]
		0	RESERVED		0	Reserved.
С	ID[4] Index	7:1	ID[4] INDEX	RW	0	Target slave Device ID slv_id4 [7:1]
		0	RESERVED		0	Reserved.
D	ID[5] Index	7:1	ID[5] INDEX	RW	0	Target slave Device ID slv_id5 [7:1]
		0			0	Reserved. Target slave Device ID slv_id6 [7:1]
Е	ID[6] Index	7:1 0	ID[6] INDEX RESERVED	RW	0	Reserved.
		7:1	ID[7] INDEX	RW	0	Target slave Device ID slv_id7 [7:1]
F	ID[7] Index	0	RESERVED	1100	0	Reserved.
		7:1	ID[0] MATCH	RW	0	Alias to match Device ID slv_id0 [7:1]
10	ID[0] Match	0	RESERVED		0	Reserved.
		7:1	ID[1] MATCH	RW	0	Alias to match Device ID slv_id1 [7:1]
11	ID[1] Match	0	RESERVED		0	Reserved.
		7:1	ID[2] MATCH	RW	0	Alias to match Device ID slv_id2 [7:1]
12	ID[2] Match	0	RESERVED	····•	0	Reserved.
		7:1	ID[3] MATCH	RW	0	Alias to match Device ID slv_id3 [7:1]
13	ID[3] Match	0	RESERVED		0	Reserved.
		7:1	ID[4] MATCH	RW	0	Alias to match Device ID slv_id4 [7:1]
14	ID[4] Match	0	RESERVED		0	Reserved.

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
15	ID[5] Match	7:1	ID[5] MATCH	RW	0	Alias to match Device ID slv_id5 [7:1]
15		0	RESERVED		0	Reserved
16	ID[6] Motob	7:1	ID[6] MATCH	RW	0	Alias to match Device ID slv_id6 [7:1]
10	ID[6] Match	0	RESERVED		0	Reserved.
17		7:1	ID[7] MATCH	RW	0	Alias to match Device ID slv_id7 [7:1]
17	ID[7] Match	0	RESERVED		0	Reserved.
18	Reserved	7:0	RESERVED		0	Reserved
19	Reserved	7:0	RESERVED		1	Reserved
1A	CRC Errors	7:0	CRC ERROR B0	R	0	Number of CRC errors 8 LSBs
1B	CRC Errors	7:0	CRC ERROR B1	R	0	Number of CRC errors 8 MSBs
	Reserved	7:3	RESERVED		0x02'h	Reserved
	CRC Check	2	SER ERROR	R	0	CRC error during communication with Serializer on Forward Channel
1C	Signal Detect Status	1		R	0	0: Active signal not detected 1: Active signal detected
	LOCK Pin Status	0		R	0	0: CDR/PLL Unlocked 1: CDR/PLL Locked
	7:3	RESERVED	RW	0	Reserved.	
1D GPIO[0] Config	2	GPIO0 SET	RW	1	1: Configured as GPIO 0: Configured as ROUT data (OSS_SEL controlled)	
	1	GPIO0 DIR	RW	1	0: Output 1: Input	
	0	GPIO0 EN	RW	1	0: TRI-STATE® 1: Enabled	
		7:3	RESERVED	RW	0	Reserved.
		2	GPIO1 SET	RW	1	1: Configured as GPIO 0: Configured as ROUT data (OSS_SEL controlled)
1E	GPIO[1] Config	1	GPIO1 DIR	RW	1	0: Output 1: Input
		0	GPIO1 EN	RW	1	0: TRI-STATE® 1: Enabled
		7:3	RESERVED	RW	0	Reserved
		2	GPIO2 SET	RW	0	1: Configured as GPIO 0: Configured as ROUT0 data (OSS_SEL controlled)
1F	GPIO[2] Config	1	GPIO2 DIR	RW	0	0: Output 1: Input
		0	GPIO2 EN	RW	1	0: TRI-STATE® 1: Enabled
		7:3	RESERVED	RW	0	Reserved
		2	GPIO3 SET	RW	0	1: Configured as GPIO 0: Configured as ROUT1 data (OSS_SEL controlled)
20	GPIO[3] Config	1	GPIO3 DIR	RW	0	0: Output 1: Input
		0	GPIO3 EN	RW	1	0: Tri-state 1: Enabled

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
		7:3	RESERVED	RW	0	Reserved
		2	GPIO4 SET	RW	0	1: Configured as GPIO 0: Configured as ROUT2 data (OSS_SEL controlled)
21	GPIO[4] Config	1	GPIO4 DIR	RW	0	0: Output 1: Input
	0	GPIO4 EN	RW	1	0: TRI-STATE® 1: Enabled	
		7:3	RESERVED	RW	0	Reserved
		2	GPIO5 SET	RW	0	1: Configured as GPIO 0: Configured as ROUT3 data (OSS_SEL controlled)
22	GPIO[5] Config	1	GPIO5 DIR	RW	0	0: Output 1: Input
		0	GPIO5 EN	RW	1	0: TRI-STATE® 1: Enabled
23	General Purpose Control Reg	7:00	GPCR[7] GPCR[6] GPCR[5] GPCR[4] GPCR[3] GPCR[2] GPCR[1] GPCR[0]	RW	0	0: LOW 1: HIGH
24	BIST	0	BIST_EN	RW	0	BIST Enable 0: Normal operation 1: Bist Enable
25	BIST_ERR	7:0	BIST_ERR	R	0	Bist Error Counter
26	Remote Wake Enable	7:6	REM_WAKEUP_ EN	RW	0	11: Enable remote wake up mode 00: Normal operation mode Other values are NOT supported.
		5:0	RESERVED	RW	0	Reserved

### **Functional Description**

The DS92LX1621 / DS92LX1622 Channel Link III chipset is intended for camera applications. The Serializer/ Deserializer chipset operates from a 10 MHz to 50 MHz pixel clock frequency. The DS92LX1621 transforms a 16-bit wide parallel LVCMOS data bus along with a bi-directional control bus into a single high-speed differential pair. The high speed serial bit stream contains an embedded clock and DC-balance information which enhances signal quality to support AC coupling. The DS92LX1622 receives the single serial data stream and converts it back into a 16-bit wide parallel data bus together with the bi-directional control bus.

The bi-directional channel function of the DS92LX1621 / DS92LX1622 provides bi-directional communication between

the image sensor and the host device (FPGA, frame grabber, display, etc.). The integrated back channel transfers data bidirectionally over the same differential pair used for video data interface. This interface offers advantages over other chipsets by eliminating the need for additional wires for programming and control. The bi-directional control channel is controlled via an I<sup>2</sup>C port. The bi-directional control channel offers asynchronous communication and is not dependent on video blanking intervals. DS92LX1621 / DS92LX1622

#### SERIAL FRAME FORMAT

The DS92LX1621 / DS92LX1622 chipset will transmit and receive a pixel of data in the following format:



#### FIGURE 20. Serial Bitstream for 28-bit Symbol

The High Speed Forward Channel (HS\_FC) is a 28-bit symbol composed of 16 bits of data containing camera data & control information transmitted from Serializer to Deserializer. CLK1 and CLK0 represent the embedded clock in the serial stream. CLK1 is always HIGH and CLK0 is always LOW. This data payload is optimized for signal transmission over an AC coupled link. Data is randomized, balanced and scrambled. The data payload may be checked using a 4-bit CRC function. The CRC monitors the link integrity of the serialized data and reports when an error condition is detected.


The bi-directional control data is transferred over the single serial link along with the high-speed forward data. This architecture provides a full duplex low speed forward and backward path across the serial link together with a high speed forward channel without the dependence of the video blanking phase.


## DESCRIPTION OF BI-DIRECTIONAL CONTROL BUS AND I<sup>2</sup>C MODES

The I<sup>2</sup>C compatible interface allows programming of the DS92LX1621, DS92LX1622, or an external remote device (such as a camera) through the bi-directional control channel. Register programming transactions to/from the DS92LX1621 / DS92LX1622 chipset are employed through the clock (SCL) and data (SDA) lines. These two signals have open drain I/Os and both lines must be pulled-up to VDDIO by external resistor. *Figure 4* shows the timing relationships

of the clock (SCL) and data (SDA) signals. Pull-up resistors or current sources are required on the SCL and SDA busses to pull them high when they are not being driven low. A logic zero is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pull-up resistor values will depend upon the total bus capacitance and operating speed. The DS92LX1621 / DS92LX1622 I<sup>2</sup>C bus data rate supports up to 100 kbps according to I<sup>2</sup>C specification.


To start any data transfer, the DS92LX1621 / DS92LX1622 must be configured in the proper I<sup>2</sup>C mode. Each device can function as an I<sup>2</sup>C slave proxy or master proxy depending on the mode determined by M/S pin. The Ser/Des interface acts as a virtual bridge between Master controller (MCU) and the remote device. When the M/S pin is set to HIGH, the device is treated as a slave proxy; acts as a slave on behalf of the remote slave. When addressing a remote peripheral or Serializer/ Deserializer (not wired directly to the MCU), the slave proxy will forward any byte transactions sent by the Master controller to the target device. When M/S pin is set to LOW, the device will function as a master proxy device; acts as a master on behalf of the I<sup>2</sup>C master controller. Note that the devices must have complementary settings for the M/S configuration. For example, if the Serializer M/S pin is set to HIGH then the Deserializer M/S pin must be set to LOW and viceversa.





the I<sup>2</sup>C slave pulls the SCL line low prior to the 9th clock of every I2C data transfer (before the ACK signal). The slave device will not control the clock and only stretches it until the remote peripheral has responded; which is typically in the order of 12 µs (typical).

address of the Serializer/Deserializer (I2C only) to allow up to six devices on the bus using only a single pin. The pin sets one of six possible addresses for each Serializer/Deserializer device. The pin must be pulled to VDD (1.8V, NOT VDDIO)) with a 10 k $\Omega$  resistor and a pull down resistor (RID) of the recommended value to set the physical device address. The recommended maximum resistor tolerance is 0.1% worst case (0.2% total tolerance).





	CAD Resistor Value - DS92LX1621 Ser							
Resistor RID Ω (±0.1%)	Address 7'b	Address 8'b 0 appended (WRITE)						
0 GND	7b' 101 1000 (h'58)	8b' 1011 0000 (h'B0)						
2.0k	7b' 101 1001 (h'59)	8b' 1011 0010 (h'B2)						
4.7k	7b' 101 1010 (h'5A)	8b' 1011 0100 (h'B4)						
8.2k	7b' 101 1011 (h'5B)	8b' 1011 0110 (h'B6)						
12.1k	7b' 101 1100 (h'5C)	8b' 1011 1000 (h'B8)						
39.0k	7b' 101 1110 (h'5E)	8b' 1011 1100 (h'BC)						

	CAD Resistor Value - DS92LX1622 Des							
Resistor RID Ω (±0.1%)	Address 7'b	Address 8'b 0 appended (WRITE)						
0 GND	7b' 110 0000 (h'60)	8b' 1100 0000 (h'C0)						
2.0k	7b' 110 0001 (h'61)	8b' 1100 0010 (h'C2)						
4.7k	7b' 110 0010 (h'62)	8b' 1100 0100 (h'C4)						
8.2k	7b' 110 0011 (h'62)	8b' 1101 0110 (h'C6)						
12.1k	7b' 110 0100 (h'62)	8b' 1101 1000 (h'C8)						
39.0	7b' 110 0110 (h'66)	8b' 1100 1100 (h'CC)						

#### **CAMERA MODE OPERATION**

In Camera mode, I<sup>2</sup>C transactions originate from the Master controller at the Deserializer side. The I<sup>2</sup>C slave core in the Deserializer will detect if a transaction is intended for the Serializer or a slave at the Serializer. Commands are sent over the bi-directional control channel to initiate the transactions. The Serializer will receive the command and generate an I<sup>2</sup>C transaction on its local I<sup>2</sup>C bus. At the same time, the Serializer will capture the response on the I<sup>2</sup>C bus and return the response on the forward channel link. The Deserializer parses the response and passes the appropriate response to the Deserializer I<sup>2</sup>C bus.

To configure the devices for camera mode operation, set the Serializer M/S pin to LOW and the Deserializer M/S pin to HIGH. Before initiating any I<sup>2</sup>C commands, the Deserializer needs to be programmed with the target slave device addresses and Serializer device address. SER\_DEV\_ID Regis-

ter 0x07h sets the Serializer device address and SLAVE\_x\_MATCH/SLAVE\_x\_INDEX registers 0x08h~0x17h set the remote target slave addresses. In slave mode the address register is compared with the address byte sent by the I<sup>2</sup>C master. If the addresses are equal to any of registers values, the I<sup>2</sup>C slave will acknowledge and hold the bus to propagate the transaction to the target device otherwise it returns no acknowledge.

#### **DISPLAY MODE OPERATION**

In Display mode, I<sup>2</sup>C transactions originate from the controller attached to the Serializer. The I2C slave core in the Serializer will detect if a transaction targets (local) registers within the Serialier or the (remote) registers within the Deserializer or a remote slave connected to the I<sup>2</sup>C master interface of the Deserializer. Commands are sent over the forward channel link to initiate the transactions. The Deserializer will receive the command and generate an I<sup>2</sup>C transaction on its local I2C bus. At the same time, the Deserializer will capture the response on the l<sup>2</sup>C bus and return the response as a command on the bi-directional control channel. The Serializer parses the response and passes the appropriate response to the Serializer l<sup>2</sup>C bus.

The physical device ID of the I<sup>2</sup>C slave in the Serializer is determined by the analog voltage on the ID[x] input. It can be reprogrammed by using the DEVICE\_ID register and setting the bit . The device ID of the logical I2C slave in the Deserializer is determined by programming the DES ID in the Serializer. The state of the CAD] input on the Deserializer is used to set the device ID. The I<sup>2</sup>C transactions between Ser/Des will be bridged between the host controller to the remote slave.

To configure the devices for display mode operation, set the Serializer M/S pin to HIGH and the Deserializer M/S pin to LOW. Before initiating any I<sup>2</sup>C commands, the Serializer needs to be programmed with the target slave device address and Serializer device address. DES\_DEV\_ID Register 0x06h sets the Deserializer device address and SLAVE\_DEV\_ID register 0x7h sets the remote target slave address. If the I<sup>2</sup>C slave address matches any of registers values, the I<sup>2</sup>C slave will hold the transaction allowing read or write to target device. Note: In Display mode operation, registers 0x08h~0x17h on Deserializer must be reset to 0x00.

#### **CRC (CYCLIC REDUNDANCY CHECK)**

A 4-bit CRC per symbol is reserved for checking the link integrity during transmission. The reporting status pin (PASS) is provided on the Deserializer side, which flags any mismatch of data transmitted to and from the remote device. The Deserializer's PLL must first be locked (LOCK pin is HIGH) to ensure the PASS status is valid. This error detection handling generates an interrupt signal onto the PASS output pin; notifying the host controller as soon as any errors are identified. When an error occurs, the PASS will asserts LOW. An adjustable interrupt threshold register is also available for managing the data flow.

#### **ERROR DETECTION**

The DS92LX1621 / DS92LX1622 chipset provides several error detection operations for ensuring data integrity in long distance transmission and reception. The data error detection function offers user flexibility and usability of performing bitby-bit and data transmission error checking. The error detection operating modes support data validation of the following signals:

 Bi-directional Control Channel control data detection across serial link

- Control VSYNC and HSYNC signals across serial link
- Parallel video/pixel data across serial link

#### PROGRAMMABLE CONTROLLER

An integrated I<sup>2</sup>C slave controller is embedded in each of the DS92LX1621 Serializer and DS92LX1622 Deserializer. It must be used to access and program the extra features embedded within the configuration registers. Refer to *Table 1* and *Table 2* for details of control registers.

#### **MULTIPLE DEVICE ADDRESSING**

Some applications require multiple camera devices with the same fixed address to be accessed on the same I<sup>2</sup>C bus. The DS92LX1621 / DS92LX1622 provide slave ID matching/aliasing to generate different target slave addresses when connecting more than two identical devices together on the same bus. This allows the slave devices to be independently addressed. Each device connected to the bus is addressable through a unique ID by programming of the SLAVE\_ID\_MATCH register on Deserializer. This will remap the SLAVE\_ID\_MATCH address to the target SLAVE\_ID\_IN-DEX address; up to 8 ID indexes are supported. The host controller must keep track of the list of I<sup>2</sup>C peripherals in order to properly address the target device. In a camera application, the microcontroller is located on the Deserializer side. In this case, the microcontroller programs the slave address matching registers and handles all data transfers to and from all slave I2C devices. This is useful in the event where camera modules are removed or replaced. For example in the configuration shown in Figure 26:

- Host device (FPGA, frame grabber, etc.) is the I<sup>2</sup>C master and has an I<sup>2</sup>C master interface
- The I<sup>2</sup>C protocol is bridged from DES A to SER A and from DES B to SER B
- The I<sup>2</sup>C interfaces in SER A and SER B are both master interfaces

If the master controller transmits I<sup>2</sup>C slave 0xA0, the DES A address 0xE0 will forward the transaction to remote Camera A. If the controller transmits slave address 0xA2, the DES B 0xE2 will recognize that 0xA2 is mapped to 0xA0 and will be transmitted to the remote Camera B. If controller sends command to address 0xB2, the DES B 0xE2 will forward transaction to slave device 0xB0.

The Slave ID index/match is supported only in the camera mode (SER: M/S pin = L; DES: M/S pin = H). For Multiple device addressing in display mode (SER: M/S pin = H; DES: M/S pin = L), use the I<sup>2</sup>C pass through function.




FIGURE 26. Multiple Device Addressing


DS92LX1621 / DS92LX1622

#### I<sup>2</sup>C PASS THROUGH

I<sup>2</sup>C pass-through provides an alternative means to independently address slave devices. The mode enables or disables I<sup>2</sup>C bidirectional control channel communication to the remote I<sup>2</sup>C bus. This option is used to determine whether or not an I<sup>2</sup>C instruction is to be transferred over to the remote I<sup>2</sup>C device. When enabled, the I<sup>2</sup>C bus traffic will continue to pass through and will be received by I<sup>2</sup>C devices downstream. If disabled, I<sup>2</sup>C commands will be blocked to the remote I<sup>2</sup>C device. The pass through function also provides access and communication to only specific devices on the remote bus. The feature is effective for both Camera mode and Display mode.

For example in the configuration shown in Figure 27:

If master controller transmits I<sup>2</sup>C transaction for address 0xA0, the SER A with I<sup>2</sup>C pass through enabled will transfer I<sup>2</sup>C commands to remote Camera A. The SER B with I<sup>2</sup>C pass through disabled, any I<sup>2</sup>C commands will be bypassed on the I<sup>2</sup>C bus to Camera B.




#### SYNCHRONIZING MULTIPLE CAMERAS

For applications requiring multiple cameras for frame-synchronization, it is recommended to utilize the General Purpose Input/Output (GPIO) pins to transmit control signals to synchronize multiple cameras together. To synchronize the cameras properly, the system controller needs to provide a field sync output (such as a vertical or frame sync signal) and the cameras must be set to accept an auxiliary sync input. The vertical synchronize signal corresponds to the start and end of a frame and the start and end of a field. Note this form of synchronization timing relationship has a non-deterministic latency. After the control data is reconstructed from the bidirectional control channel, there will be a time variation of the GPIO signals arriving at the different target devices (between the parallel links). The maximum latency delta (t1) of the GPIO data transmitted across multiple links is 25 µs.

Note: The user must verify that the timing variations between the different links are within their system and timing specifications.

For example in the configuration shown in Figure 28:

The maximum time (t1) between the rising edge of GPIO (i.e. sync signal) arriving at Camera A and Camera B is 25  $\mu s.$ 



#### **GENERAL PURPOSE I/O (GPIO)**

The DS92LX1621 / DS92LX1622 has up to 6 GPIO (2 dedicated and 4 programmable). GPIO[0] and GPIO[1] are always available and GPIO[2:5] are available depending on the parallel data bus size. DIN/ROUT[0:3] can be programmed into GPIOs (GPIO[2:5]) when the parallel data bus is less than 12 bits wide (10-bit data + HS,VS). Each GPIO can be configured as either an input or output port. The GPIO maximum switching rate is up to 66 kHz when configured for communication between Deserializer GPI to Serializer GPO. Whereas data flow configured for communication between Serializer GPI to Deserializer GPO is limited by the maximum data rate of the PCLK.

#### **AT-SPEED BIST (BISTEN, PASS)**

An optional AT SPEED Built in Self Test (BIST) feature supports at speed testing of the high-speed serial and the bidirectional control channel link. Control pins at the Deserializer are used to enable the BIST test mode and allow the system to initiate the test and set the duration. A HIGH on PASS pin indicates that all payloads received during the test were error free during the BIST duration test. A LOW on this pin at the conclusion of the test indicates that one or more payloads were detected with errors.

The BIST duration is defined by the width of BISTEN. BIST starts when Deserializer LOCK goes HIGH and BISTEN is set HIGH. BIST ends when BISTEN goes LOW. Any errors detected after the BIST Duration are not included in PASS logic. DS92LX1621 / DS92LX1622




FIGURE 30. AT-SPEED BIST System Flow Diagram

Step 1: Place the Deserializer in BIST Mode.

Serializer and Deserializer power supply must be supplied. Enable the AT SPEED BIST mode on the Deserializer by set-

ting the BISTEN pin High. The DS92LX1622 GPIO[1:0] pins are used to select the PCLK frequency of the on-chip oscillator for the BIST test on high speed data path.

## **TABLE 3. BIST Oscillator Frequency Select**


DES GPIO [1:0]	Oscillator Source	min (MHz)	typ (MHz)	max (MHz)
00	External PCLK	10		50
01	Internal		50	
10	Internal		25	
11	Internal		12.5	

The Deserializer GPIO[1:0] set to 00 will bypass the on-chip oscillator and an external oscillator to Serializer PCLK input is required. This allows the user to operate BIST under different frequencies other than the predefined ranges.

Step 2: Enable AT SPEED BIST by placing the Serializer into BIST mode.

The deserializer will communicate through the back-channel to configure Serializer into BIST mode. Once the BIST mode is set, the Serializer will initiate BIST transmission to the Deserializer.

Wait 10 ms for Deserializer to acquire lock and then monitor the LOCK pin transition from LOW to HIGH. At this point, AT SPEED BIST is operational and the BIST process has begun. The Serializer will start transfer of an internally generated PRBS data pattern through the high speed serial link. This pattern traverses across the interconnecting link to the Deserializer. Check the status of the PASS pin; a HIGH indicates a pass, a LOW indicates a fail. A fail will stay LOW for ½ a clock cycle. If two or more bits fail in a row the PASS pin will toggle ½ clock cycle HIGH and ½ clock cycle low. The user can use the PASS pin to count the number of fails on the high speed link. In addition, there is a defined SER and DES register that will keep track of the accumulated error count. The Serializer DS92LX1621 GPIO[0] pin will be assigned as a PASS flag error indicator for the bi-directional control channel link.



- The SER expects remote wake-up by default at power on.
- Configure the control channel driver of the DES to be in remote wake up mode by setting DES register 0x26 to 0xC0.
- Perform remote wake up on SER by setting DES register 0x01 b[2] to 1.
- Return the control channel driver of the DES to the normal operation mode by setting DES register 0x26 to 0.

The SER can also be put into standby mode by programming the DES remote wake up control register 0x01 b[2] REM\_WAKEUP to 0.

#### POWERDOWN

The SER has a PDB input pin to ENABLE or Powerdown the device. The modes can be controlled by the host and is used to disable the link to save power when the remote device is not operational. An auto mode is also available. In this mode, the PDB pin is tied HIGH and the SER switches over to an internal oscillator when the PCLK stops or not present. When a PCLK starts again, the SER will then lock to the valid input PCLK and transmits the data to the DES. In powerdown mode, the high-speed driver outputs are static (HIGH).

The DES has a PDB input pin to ENABLE or Powerdown the device. This pin can be controlled by the system and is used to disable the DES to save power. An auto mode is also available. In this mode, the PDB pin is tied HIGH and the DES will enter powerdown when the serial stream stops. When the serial stream starts up again, the DES will lock to the input stream and assert the LOCK pin and output valid data. In powerdown mode, the Data and PCLK outputs are set by the OSS\_SEL control register.

#### POWER UP REQUIREMENTS AND PDB PIN

It is required to delay and release the PDB input signal after VDD (VDDn and VDDIO) power supplies have settled to the recommended operating voltages. A external RC network can

be connected to the PDB pin to ensure PDB arrives after all the VDD have stabilized.

#### SIGNAL QUALITY ENHANCERS

#### **Des - Receiver Input Equalization (EQ)**

The receiver inputs provided input equalization filter in order to compensate for loss from the media. The level of equalization is controlled via register setting.

#### **EMI REDUCTION**

#### **Des - Receiver Staggered Output**

The Receiver staggered outputs allows for outputs to switch in a random distribution of transitions within a defined window. Outputs transitions are distributed randomly. This minimizes the number of outputs switching simultaneously and helps to reduce supply noise. In addition it spreads the noise spectrum out reducing overall EMI.

#### **Des Spread Spectrum Clocking Compatibilty**

The DS92LX1622 parallel data and clock outputs have programmable SSCG ranges from 9 kHz–66 kHz and  $\pm 0.5\%$ –  $\pm 2\%$  from 20 MHz to 50 MHz. The modulation rate and modulation frequency variation of output spread is controlled through the SSC control registers.

#### PIXEL CLOCK EDGE SELECT (TRFB/RRFB)

The TRFB/RRFB selects which edge of the Pixel Clock is used. For the SER, this register determines the edge that the data is latched on. If TRFB register is 1, data is latched on the Rising edge of the PCLK. If TRFB register is 0, data is latched on the Falling edge of the PCLK. For the DES, this register determines the edge that the data is strobed on. If RRFB register is 1, data is strobed on the Rising edge of the PCLK. If RRFB register is 0, data is strobed on the Falling edge of the PCLK.




FIGURE 33. Programmable PCLK Strobe Select

## the device in an AC-coupled application, insert external AC coupling capacitors in series in the Channel Link III signal path

## **Applications Information**

#### **AC COUPLING**

The SER/DES supports only AC-coupled interconnects through an integrated DC balanced decoding scheme. To use




FIGURE 34. AC-Coupled Application


For high-speed Channel Link III transmissions, the smallest available package should be used for the AC coupling capacitor. This will help minimize degradation of signal quality due to package parasitics. The most common used capacitor value for the interface is  $0.1 \mu F$ .

#### **TYPICAL APPLICATION CONNECTION**


as illustrated in Figure 34.

Figure 35 shows a typical connection of the DS92LX1621 Serializer.





*Figure 36* shows a typical connection of the DS92LX1622 Deserializer.



#### TRANSMISSION MEDIA

The Ser/Des chipset is intended to be used over a wide variety of balanced cables depending on distance and signal quality requirements. The Ser/Des employ internal termination providing a clean signaling environment. The interconnect for Channel Link III interface should present a differential impedance of 100 Ohms. Use of cables and connectors that have matched differential impedance will minimize impedance discontinuities. Shielded or un-shielded cables may be used depending upon the noise environment and application requirements. The chipset's optimum cable drive performance is achieved at 43 MHz at 10 meters length. The maximum signaling rate increases as the cable length decreases. Therefore, the chipset supports 50 MHz at shorter distances.

Other cable parameters that may limit the cable's performance boundaries are: cable attenuation, near-end crosstalk and intra-pair skew.

For obtaining optimal performance, the following is recommended:

- Use Shielded Twisted Pair (STP) cable
- $100\Omega$  differential impedance and 24 AWG (or lower AWG) cable
- · Low intra-pair skew, impedance matched
- Terminate unused conductors

#### PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the Ser/Des devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with

bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the differential lines to prevent coupling from the LVCMOS lines to the differential lines. Closely-coupled differential lines of 100 Ohms are typically recommended for differential interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.


Information on the LLP style package is provided in National Application Note: AN-1187.

#### INTERCONNECT GUIDELINES

See AN-1108 and AN-905 for full details.

- Use  $100\Omega$  coupled differential pairs
- Use the S/2S/3S rule in spacings
  S = space between the pair
  - -2S = space between pairs
  - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the National web site at: www.national.com/lvds



## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com