Features

- High Performance, Low Power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 112 Powerful Instructions Most Single Clock Cycle Execution
 - 16 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 12 MIPS Throughput at 12 MHz
- Non-volatile Program and Data Memories
 - 2K Bytes of In-System Programmable Flash Program Memory
 - 128 Bytes Internal SRAM
 - Flash Write/Erase Cycles: 10,000
 - Data Retention: 20 Years at 85°C / 100 Years at 25°C
- Peripheral Features
 - One 8-bit Timer/Counter with Two PWM Channels
 - One 16-bit Timer/Counter with Two PWM Channels
 - 10-bit Analog to Digital Converter
 - 8 Single-ended Channels
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Master/Slave SPI Serial Interface
 - Slave TWI Serial Interface
- Special Microcontroller Features
 - In-System Programmable
 - External and Internal Interrupt Sources
 - Low Power Idle, ADC Noise Reduction, Stand-by and Power-down Modes
 - Enhanced Power-on Reset Circuit
 - Internal Calibrated Oscillator
- I/O and Packages
 - 14-pin SOIC/TSSOP: 12 Programmable I/O Lines
 - 15-ball UFBGA: 12 Programmable I/O Lines
 - 20-pad VQFN: 12 Programmable I/O Lines
- Operating Voltage:
 - 1.8 5.5V
- Programming Voltage:
 - 5V
- Speed Grade
 - 0 4 MHz @ 1.8 5.5V
 - 0 8 MHz @ 2.7 5.5V
 - 0 12 MHz @ 4.5 5.5V
- Industrial Temperature Range
- Low Power Consumption
 - Active Mode:
 - 200 µA at 1 MHz and 1.8V
 - Idle Mode:
 - 25 µA at 1 MHz and 1.8V
 - Power-down Mode:
 - < 0.1 µA at 1.8V



8-bit **AVR**®
Microcontroller with 2K Bytes In-System
Programmable Flash

ATtiny20

Summary




Rev. 8235BS-AVR-04/11



1. Pin Configurations

Figure 1-1. Pinout of ATtiny20






Table 1-1. Pinout ATtiny20 in UFBGA.

	1	2	3	4
Α		PA5	PA6	PB2
В	PA4	PA7	PB1	PB3
С	PA3	PA2	PA1	PB0
D	PA0	GND	GND	VCC

1.1 Pin Description

1.1.1 VCC

Supply voltage.

1.1.2 GND

Ground.

1.1.3 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The minimum pulse length is given in Table 20-4 on page 175. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.

1.1.4 Port A (PA7:PA0)

Port A is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A has alternate functions as analog inputs for the ADC, analog comparator and pin change interrupt as described in "Alternate Port Functions" on page 49.

1.1.5 Port B (PB3:PB0)

Port B is a 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability except PB3 which has the RESET capability. To use pin PB3 as an I/O pin, instead of RESET pin, program ('0') RSTDISBL fuse. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The port also serves the functions of various special features of the ATtiny20, as listed on page 39.






2. Overview

ATtiny20 is a low-power CMOS 8-bit microcontroller based on the compact AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny20 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 16 general purpose working registers and system registers. All registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle.

The resulting architecture is compact and code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

ATtiny20 provides the following features:

- 2K bytes of in-system programmable Flash
- 128 bytes of SRAM
- Twelve general purpose I/O lines
- 16 general purpose working registers
- An 8-bit Timer/Counter with two PWM channels
- A 16-bit Timer/Counter with two PWM channels
- Internal and external interrupts
- An eight-channel, 10-bit ADC
- A programmable Watchdog Timer with internal oscillator
- A slave two-wire interface
- A master/slave serial peripheral interface
- · An internal calibrated oscillator
- Four software selectable power saving modes

The device includes the following modes for saving power:

- Idle mode: stops the CPU while allowing the timer/counter, ADC, analog comparator, SPI, TWI, and interrupt system to continue functioning
- ADC Noise Reduction mode: minimizes switching noise during ADC conversions by stopping the CPU and all I/O modules except the ADC
- Power-down mode: registers keep their contents and all chip functions are disabled until the next interrupt or hardware reset
- Standby mode: the oscillator is running while the rest of the device is sleeping, allowing very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The onchip, in-system programmable Flash allows program memory to be re-programmed in-system by a conventional, non-volatile memory programmer.

The ATtiny20 AVR is supported by a suite of program and system development tools, including macro assemblers and evaluation kits.





3. General Information

3.1 Resources

A comprehensive set of drivers, application notes, data sheets and descriptions on development tools are available for download at http://www.atmel.com/avr.

3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

3.3 Capacitive Touch Sensing

Atmel QTouch Library provides a simple to use solution for touch sensitive interfaces on Atmel AVR microcontrollers. The QTouch Library includes support for QTouch® and QMatrix® acquisition methods.

Touch sensing is easily added to any application by linking the QTouch Library and using the Application Programming Interface (API) of the library to define the touch channels and sensors. The application then calls the API to retrieve channel information and determine the state of the touch sensor.

The QTouch Library is free and can be downloaded from the Atmel website. For more information and details of implementation, refer to the QTouch Library User Guide – also available from the Atmel website.

3.4 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

3.5 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology.

4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F	SREG	I	T	Н	S	V	N	Z	С	Page 14
0x3E	SPH				Stack Point	er High Byte				Page 13
0x3D	SPL				Stack Point	ter Low Byte				Page 13
0x3C	CCP				CPU Change	Protection Byte				Page 13
0x3B	RSTFLR	_	-	-	-	WDRF	BORF	EXTRF	PORF	Page 37
0x3A	MCUCR	ICSC01	ICSC00	-	BODS	SM2	SM1	SM0	SE	Pages 28, 41
0x39	OSCCAL				Oscillator Ca	alibration Byte	1		•	Page 23
0x38	Reserved	_		_	_	-	-	_	-	
0x37	CLKMSR	_	_	_	_	-	_	CLKMS1	CLKMS0	Page 22
0x36	CLKPSR	-	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	Page 22
0x35	PRR	-	-	_	PRTWI	PRSPI	PRTIM1	PRTIM0	PRADC	Page 29
0x34	QTCSR			T Q	Touch Control a	and Status Regis				Page 6
0x33	NVMCMD	- NI/MPCV	-	_	_		mmand	_		Page 170
0x32 0x31	NVMCSR WDTCSR	NVMBSY WDIF	- WDIE	WDP3	_	WDE	WDP2	WDP1	WDP0	Page 171 Page 35
0x30	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	Page 135
0x2F	SPSR	SPIF	WCOL		MOTIC	CFOL	-	SSPS	SPI2X	Page 137
0x2E	SPDR	OF II	WCOL	_	SPI Data	Register	_	J 33F3	SFIZA	Page 137
0x2D	TWSCRA	TWSHE	_	TWDIE	TWASIE	TWEN	TWSIE	TWPME	TWSME	Page 146
0x2C	TWSCRB	-	_	-	-	-	TWAA	1	10[1.0]	Page 147
0x2B	TWSSRA	TWDIF	TWASIF	TWCH	TWRA	TWC	TWBE	TWDIR	TWAS	Page 148
0x2A	TWSA	144511	1777.011	144011		Idress Register	IWDL	TVVBIIC	1777.0	Page 150
0x29	TWSAM			-		ess Mask Registe	er			Page 151
0x28	TWSD					Data Register				Page 150
0x27	GTCCR	TSM	-	_	_		_	-	PSR	Page 107
0x26	TIMSK	ICE1	_	OCIE1B	OCIE1A	TOIE1	OCIE0B	OCIE0A	TOIE0	Pages 76, 103
0x25	TIFR	ICF1	-	OCF1B	OCF1A	TOV1	OCF0B	OCF0A	TOV0	Pages 76, 104
0x24	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	_	WGM11	WGM10	Page 99
0x23	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	Page 101
0x22	TCCR1C	FOC1A	FOC1B	-	_	-	-	_	-	Page 102
0x21	TCNT1H			Timer/	Counter1 – Cou	nter Register Hig	gh Byte			Page 102
0x20	TCNT1L			Timer	/Counter1 – Cou	ınter Register Lo	w Byte			Page 102
0x1F	OCR1AH			Timer/C	ounter1 - Comp	are Register A F	ligh Byte			Page 103
0x1E	OCR1AL			Timer/C	ounter1 - Comp	oare Register A L	ow Byte			Page 103
0x1D	OCR1BH			Timer/C	ounter1 - Comp	are Register B F	ligh Byte			Page 103
0x1C	OCR1BL					oare Register B L				Page 103
0x1B	ICR1H					apture Register	• •			Page 103
0x1A	ICR1L			1		apture Register			1	Page 103
0x19	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	_	WGM01	WGM00	Page 71
0x18	TCCR0B	FOC0A	FOC0B	-	_	WGM02	CS02	CS01	CS00	Page 74
0x17	TCNT0					- Counter Regist				Page 75
0x16	OCR0A					Compare Registe				Page 75
0x15	OCR0B	ACD	ACDC			Compare Registe		ACIC4	ACICO	Page 76 Page 109
0x14 0x13	ACSRA ACSRB	HSEL	ACBG HLEV	ACO ACLP	ACI -	ACIE ACCE	ACIC ACME	ACIS1 ACIRS1	ACIS0 ACIRS0	
0x13	ADCSRA	ADEN	ADSC	ADATE	ADIF	ACCE	ADPS2	ADPS1	ACIRSU ADPS0	Page 110 Page 126
0x11	ADCSRB	VDEN	VDPD	-	-	ADLAR	ADTS2	ADTS1	ADTS0	Page 127
0x10	ADMUX	-	REFS	REFEN	ADC0EN	MUX3	MUX2	MUX1	MUX0	Page 124
0x0F	ADCH		11210			Result – High By				Page 125
0x0E	ADCL					Result – Low By				Page 125
0x0D	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	Page 128
0x0C	GIMSK	-	-	PCIE1	PCIE0	_	=	-	INT0	Page 41
0x0B	GIFR	_	-	PCIF1	PCIF0	-	-	-	INTF0	Page 42
0x0A	PCMSK1	-	-	-	-	PCINT11	PCINT10	PCINT9	PCINT8	Page 43
0x09	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	Page 43
0x08	PORTCR	-	-	-	-	-	-	BBMB	BBMA	Page 58
0x07	PUEB	-	-	-	-	PUEB3	PUEB2	PUEB1	PUEB0	Page 58
0x06	PORTB	_	_	_	_	PORTB3	PORTB2	PORTB1	PORTB0	Page 59
0x05	DDRB	-	-	_	-	DDRB3	DDRB2	DDRB1	DDRB0	Page 59
0x04	PINB	-	1	-	-	PINB3	PINB2	PINB1	PINB0	Page 59
0x03	PUEA	PUEA7	PUEA6	PUEA5	PUEA4	PUEA3	PUEA2	PUEA1	PUEA0	Page 58
0x02	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	Page 58
0x01	DDRA	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0	Page 58
0x00	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	Page 58





Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	OGIC INSTRUCTIONS	· · · · · · · · · · · · · · · · · · ·	•		II.
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1
SUB	Rd, Rr	Subtract without Carry	Rd ← Rd - Rr	Z,C,N,V,S,H	1
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H	1
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \bullet Rr$	Z,N,V,S	1
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \bullet K$	Z,N,V,S	1
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd v Rr$	Z,N,V,S	1
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1
СОМ	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V,S	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,S,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FFh - K)$	Z,N,V,S	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V,S	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V,S	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V,S	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register	Rd ← \$FF	None	1
BRANCH INSTRUC	1	T =		T	1 -
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	2
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3/4
ICALL		Indirect Call to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	3/4
RET		Subroutine Return	PC ← STACK	None	4/5
RETI		Interrupt Return	PC ← STACK	1	4/5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, C,N,V,S,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, C,N,V,S,H	1
CPI	Rd,K	Compare with Immediate	Rd – K	Z, C,N,V,S,H	1 1/0/0
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC SBIS	A, b A, b	Skip if Bit in I/O Register Cleared	if $(I/O(A,b)=0)$ PC \leftarrow PC + 2 or 3 if $(I/O(A,b)=1)$ PC \leftarrow PC + 2 or 3	None None	1/2/3
	<u> </u>	Skip if Bit in I/O Register is Set		-	1
BRBS BRBC	s, k s, k	Branch if Status Flag Set Branch if Status Flag Cleared	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$ if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
					1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V,H	
ROL ROR	Rd Rd	Rotate Left Through Carry Rotate Right Through Carry	$Rd(0)\leftarrow C, Rd(n+1)\leftarrow Rd(n), C\leftarrow Rd(1)$ $Rd(7)\leftarrow C, Rd(n)\leftarrow Rd(n+1), C\leftarrow Rd(0)$	Z,C,N,V,H	1
		, i		_	
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
SBI	A, b	Set Bit in I/O Register	I/O(A, b) ← 1	None	1
CBI	A, b	Clear Bit in I/O Register	$I/O(A, b) \leftarrow 0$	None	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	Т	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	i	1
SES		Set Signed Test Flag	S←1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Two's Complement Overflow.	V ← 1	V	1
CLV		Clear Two's Complement Overflow	V ← 0	V	1
SET		Set T in SREG	V ← 0 T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG		Н	1
CLH		Clear Half Carry Flag in SREG	H ← 1 H ← 0	Н	1
DATA TRANSFER	NETRUCTIONS	Clear Hall Carry Flag III SREG	Π←0	П	
	1	O Bi-t	Dit Di	Name	1 4
MOV	Rd, Rr	Copy Register	Rd ← Rr	None	1 1
LDI	Rd, K	Load Immediate	Rd ← K	None	1 1/2
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	1/2
LD	Rd, X+	Load Indirect and Post-Increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2/3
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	1/2
LD	Rd, Y+	Load Indirect and Post-Increment	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Decrement	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2/3
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	1/2
LD	Rd, Z+	Load Indirect and Post-Increment	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Decrement	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2/3
LDS	Rd, k	Store Direct from SRAM	$Rd \leftarrow (k)$	None	1
ST	X, Rr	Store Indirect	(X) ← Rr	None	1
ST	X+, Rr	Store Indirect and Post-Increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	1
ST	- X, Rr	Store Indirect and Pre-Decrement	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	1
ST	Y+, Rr	Store Indirect and Post-Increment	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	1
ST	- Y, Rr	Store Indirect and Pre-Decrement	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	1
ST	Z+, Rr	Store Indirect and Post-Increment.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	1
ST	-Z, Rr	Store Indirect and Pre-Decrement	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	1
IN	Rd, A	In from I/O Location	$Rd \leftarrow I/O(A)$	None	1
OUT	A, Rr	Out to I/O Location	I/O (A) ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL IN:	STRUCTIONS				
BREAK		Break	(see specific descr. for Break)	None	1
NOP		No Operation	,	None	1
SLEEP		Sleep	(see specific descr. for Sleep)	None	1
WDR	†	Watchdog Reset	(see specific descr. for WDR)	None	1

6. Ordering Information

6.1 ATtiny20

Speed (MHz)	Power Supply	Ordering Code ⁽¹⁾	Package ⁽²⁾	Operational Range
12	1.8 - 5.5V	ATtiny20-SSU ATtiny20-SSUR ATtiny20-XU ATtiny20-XUR ATtiny20-CCU ATtiny20-CCUR ATtiny20-MMH(3) ATtiny20-MMHR(3)	14S1 14S1 14X 14X 15CC1 15CC1 20M2 20M2	Industrial (-40°C to +85°C) ⁽⁴⁾

Notes: 1. Code indicators:

- H: NiPdAu lead finish

- U: matte tin

- R: tape & reel

- 2. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazard-ous Substances (RoHS).
- 3. Topside marking for ATtiny20:

- 1st Line: T20

- 2nd & 3rd Line: manufacturing data

4. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


	Package Type					
14S1	14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)					
14X	14-lead, 4.4 mm Body, Thin Shrink Small Outline Package (TSSOP)					
15CC1	15-ball (4 x 4 Array), 0.65 mm Pitch, 3.0 x 3.0 x 0.6 mm, Ultra Thin, Fine-Pitch Ball Grid Array Package (UFBGA)					
20M2	20-pad, 3 x 3 x 0.85 mm Body, Very Thin Quad Flat No Lead Package (VQFN)					







7. Packaging Information

7.1 14S1





End View



COMMON DIMENSIONS


(Unit of Measure = mm/inches)

SYMBOL	MIN	NOM	MAX	NOTE
Α	1.35/0.0532	1	1.75/0.0688	
A1	0.1/.0040	-	0.25/0.0098	
b	0.33/0.0130	-	0.5/0.02005	
D	8.55/0.3367	-	8.74/0.3444	2
E	3.8/0.1497	-	3.99/0.1574	3
Н	5.8/0.2284	-	6.19/0.2440	
L	0.41/0.0160	-	1.27/0.0500	4
е	1.27/0.050 BSC			

Notes:


- 1. This drawing is for general information only; refer to JEDEC Drawing MS-012, Variation AB for additional information.
- 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusion and gate burrs shall not exceed 0.15 mm (0.006") per side.
- 3. Dimension E does not include inter-lead Flash or protrusion. Inter-lead flash and protrusions shall not exceed 0.25 mm (0.010") per side.
- 4. L is the length of the terminal for soldering to a substrate.
- 5. The lead width B, as measured 0.36 mm (0.014") or greater above the seating plane, shall not exceed a maximum value of 0.61 mm (0.024") per side.


2/5/02



7.2 14X

Dimensions in Millimeters and (Inches). Controlling dimension: Millimeters. JEDEC Standard MO-153 AB-1.





05/16/01

2325 Orchard Parkway San Jose, CA 95131 TITLE

14X (Formerly "14T"), 14-lead (4.4 mm Body) Thin Shrink Small Outline Package (TSSOP)

DRAWING NO.

14X


В


REV.






7.3 15CC1







COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	0.60	
A1	0.12	_	_	
A2		0.38	REF	
b	0.25	0.30	0.35	1
b1	0.25	_	_	2
D	2.90	3.00	3.10	
D1		1.95 BSC		
Е	2.90	3.00	3.10	
E1	1.95 BSC			
е	(0.65 BSC		

Note1: Dimension "b" is measured at the maximum ball dia. in a plane parallel

to the seating plane.


Note2: Dimension "b1" is the solderable surface defined by the opening of the

solder resist layer.

07/06/10

		TITLE	GPC	DRAWING NO.	REV.	ı
<u>AIMEL</u>	Package Drawing Contact: packagedrawings@atmel.com	15CC1, 15-ball (4 x 4 Array), 3.0 x 3.0 x 0.6 mm package, ball pitch 0.65 mm, Ultra thin, Fine-Pitch Ball Grid Array Package (UFBGA)	CBC	15CC1	С	

7.4 20M2







8. Errata

The revision letters in this section refer to the revision of the corresponding ATtiny20 device.

8.1 Rev. A

- · Lock bits re-programming
- MISO output driver is not disabled by Slave Select (SS) signal

1. Lock bits re-programming

Attempt to re-program Lock bits to present, or lower protection level (tampering attempt), causes erroneously one, random line of Flash program memory to get erased. The Lock bits will not get changed, as they should not.

Problem Fix / Workaround

Do not attempt to re-program Lock bits to present, or lower protection level.

2. MISO output driver is not disabled by Slave Select (SS) signal

When SPI is configured as a slave and the MISO \underline{pin} is configured as an output the \underline{pin} output driver is constantly enabled, even when the \underline{SS} \underline{pin} is high. If other slave devices are connected to the same MISO line this behaviour may cause drive contention.

Problem Fix / Workaround

Monitor \overline{SS} pin by software and use the DDRB2 bit of DDRB to control the MISO pin driver.

9. Datasheet Revision History

9.1 Rev. 8235B - 04/11

- 1. Removed Preliminary status
- 2. Updated:
 - Bit syntax throughout the datasheet, e.g. from CS02:0 to CS0[2:0]
 - Idle Mode description on page 5
 - "Capacitive Touch Sensing" on page 6 (section updated and moved)
 - "Disclaimer" on page 6
 - Sentence on low impedance sources in "Analog Input Circuitry" on page 119
 - Description on 16-bit registers on page 8
 - Description on Stack Pointer on page 10
 - List of active modules in "Idle Mode" on page 25
 - Description on reset pulse width in "Watchdog Reset" on page 32
 - Program code on page 39
 - Bit description in Figure 11-3 on page 63
 - Section "Compare Output Mode and Waveform Generation" on page 65
 - Signal descriptions in Figure 11-5 on page 66, and Figure 11-7 on page 68
 - Equations on page 66, page 67, and page 69
 - Terminology in sections describing extreme values on page 67, and page 69
 - Description on creating frequency waveforms on page 69
 - Signal routing in Figure 12-1 on page 78
 - TOP definition in Table 12-1 on page 79
 - Signal names in Figure 12-3 on page 81
 - TWSHE bit description in "TWSCRA TWI Slave Control Register A" on page 146
 - SPI slave assembly code example on page 132
 - Table 20-1 on page 172
 - Section "Speed" on page 174
 - Characteristics in Figure 21-3 on page 181, and Figure 21-8 on page 184
- 3. Added:
 - Note on internal voltage reference in Table 15-4 on page 124
 - PRADC in Table 21-2 on page 180
 - MISO output driver errata for device rev. A in "Errata" on page 217

9.2 Rev. 8235A - 03/10

1. Initial revision.





Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600

International

Atmel Asia Limited

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG

Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY

Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN

Tel: (+81)(3) 3523-3551 Fax: (+81)(3) 3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2011 Atmel Corporation. All rights reserved.

Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.