

**ARM Cortex™-M0**  
**32-BIT MICROCONTROLLER**

**NuMicro™ Family**  
**NUC100 Product Brief**

*The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.*

*Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.*

*All data and specifications are subject to change without notice.*

*For additional information or questions, please contact: Nuvoton Technology Corporation.*

## Contents

1	GENERAL DESCRIPTION .....	5
2	FEATURES .....	6
2.1	NuMicro™ NUC100 Features – Advanced Line.....	6
3	PARTS INFORMATION LIST AND PIN CONFIGURATION .....	10
3.1	NuMicro™ NUC100 Products Selection Guide .....	10
3.1.1	NuMicro™ NUC100 Medium Density Advance Line Selection Guide .....	10
3.1.2	NuMicro™ NUC100 Low Density Advance Line Selection Guide .....	10
3.2	Pin Configuration .....	12
3.2.1	NuMicro™ NUC100 Medium Density Pin Diagram .....	12
3.2.2	NuMicro™ NUC100 Low Density Pin Diagram .....	15
4	ELECTRICAL CHARACTERISTICS .....	17
4.1	Absolute Maximum Ratings .....	17
4.2	DC Electrical Characteristics .....	18
4.2.1	NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density DC Electrical Characteristics .....	18
4.2.2	NuMicro™ NUC100/NUC120/NUC130/NUC140 Low Density DC Electrical Characteristics .....	22
4.2.3	Operating Current Curve (Test condition: run NOP).....	26
4.2.4	Idle Current Curve .....	28
4.2.5	Power Down Current Curve.....	30
4.3	AC Electrical Characteristics .....	31
4.3.1	External 4~24MHz Crystal.....	31
4.3.2	External 32.768 kHz Crystal .....	32
4.3.3	Internal 22.1184 MHz Oscillator .....	32
4.3.4	Internal 10 kHz Oscillator .....	32
4.4	Analog Characteristics .....	33
4.4.1	Specification of 12-bit SARADC .....	33
4.4.2	Specification of LDO & Power management .....	34
4.4.3	Specification of Low Voltage Reset .....	35
4.4.4	Specification of Brownout Detector.....	35
4.4.5	Specification of Power-On Reset (5V).....	35
4.4.6	Specification of Temperature Sensor .....	36
4.4.7	Specification of Comparator .....	36
5	PACKAGE DIMENSIONS .....	37
5.1	100L LQFP (14x14x1.4 mm footprint 2.0mm) .....	37
5.2	64L LQFP (10x10x1.4mm footprint 2.0 mm) .....	38
5.3	48L LQFP (7x7x1.4mm footprint 2.0mm) .....	39
6	REVISION HISTORY .....	40

**Figures**

Figure 3-1 NuMicro™ NUC100 Series selection code ..... 11

Figure 3-2 NuMicro™ NUC100 Medium Density LQFP 100-pin Pin Diagram ..... 12

Figure 3-3 NuMicro™ NUC100 Medium Density LQFP 64-pin Pin Diagram ..... 13

Figure 3-4 NuMicro™ NUC100 Medium Density LQFP 48-pin Pin Diagram ..... 14

Figure 3-5 NuMicro™ NUC100 Low Density LQFP 64-pin Pin Diagram..... 15

Figure 3-6 NuMicro™ NUC100 Low Density LQFP 48-pin Pin Diagram..... 16

Figure 4-1 Typical Crystal Application Circuit ..... 31



**Tables**

Table 1-1 Connectivity Supported Table..... 5

## 1 GENERAL DESCRIPTION

The NuMicro™ NUC100 Series is 32-bit microcontrollers with embedded ARM® Cortex™-M0 core for industrial control and applications which need rich communication interfaces. The Cortex™-M0 is the newest ARM® embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. NuMicro™ NUC100 Series includes NUC100, NUC120, NUC130 and NUC140 product line.

The NuMicro™ NUC100 Advanced Line embeds Cortex™-M0 core running up to 50 MHz with 32K/64K/128K-byte embedded flash, 4K/8K/16K-byte embedded SRAM, and 4K-byte loader ROM for the ISP. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI/MICROWIRE, I<sup>2</sup>C, I<sup>2</sup>S, PWM Timer, GPIO, PS2, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-out Detector.

Product Line	UART	SPI	I <sup>2</sup> C	USB	LIN	CAN	PS2	I <sup>2</sup> S
NUC100	•	•	•				•	•
NUC120	•	•	•	•			•	•
NUC130	•	•	•		•	•	•	•
NUC140	•	•	•	•	•	•	•	•

Table 1-1 Connectivity Supported Table

## 2 FEATURES

The equipped features are dependent on the product line and their sub products.

### 2.1 NuMicro™ NUC100 Features – Advanced Line

- Core
  - ARM® Cortex™-M0 core runs up to 50 MHz
  - One 24-bit system timer
  - Supports low power sleep-mode
  - Single-cycle 32-bit hardware multiplier
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority
  - Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Build-in LDO for wide operating voltage ranges from 2.5V to 5.5V
- Flash EPROM Memory
  - 32K/64K/128K bytes Flash EPROM for program code (128KB only support in Medium Density)
  - 4KB flash for ISP loader
  - Support In-system program(ISP) application code update
  - 512 byte page erase for flash
  - Configurable data flash address and size for 128KB system, fixed 4KB data flash for the 32KB and 64KB system (Only support 4KB data flash in Low Density)
  - Support 2 wire ICP update through SWD/ICE interface
  - Support fast parallel programming mode by external programmer
- SRAM Memory
  - 4K/8K/16K bytes embedded SRAM (16KB only support in Medium Density)
  - Support PDMA mode
- PDMA (Peripheral DMA)
  - Support 9 channels PDMA for automatic data transfer between SRAM and peripherals (Only support 1 channel in Low Density)
- Clock Control
  - Flexible selection for different applications
  - Build-in 22.1184 MHz OSC (Trimmed to 1%) for system operation, and low power 10 kHz OSC for watchdog and wakeup sleep operation
  - Support one PLL, up to 50 MHz, for high performance system operation
  - External 4~24 MHz crystal input for precise timing operation
  - External 32.768 kHz crystal input for RTC function and low power system operation
- GPIO
  - Four I/O modes:
    - ◆ Quasi bi-direction
    - ◆ Push-Pull output
    - ◆ Open-Drain output
    - ◆ Input only with high impedance
  - TTL/Schmitt trigger input selectable
  - I/O pin can be configured as interrupt source with edge/level setting
  - High driver and high sink IO mode support

- Timer
  - Support 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
  - Independent clock source for each timer
  - Provides one-shot, periodic, toggle and auto-reload counting operation modes
- Watch Dog Timer
  - Multiple clock sources
  - 8 selectable time out period from 6ms ~ 3.0sec (depends on clock source)
  - WDT can wake up from power down or sleep mode
  - Interrupt or reset selectable on watchdog time-out
- RTC
  - Support software compensation by setting frequency compensate register (FCR)
  - Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
  - Support Alarm registers (second, minute, hour, day, month, year)
  - Selectable 12-hour or 24-hour mode
  - Automatic leap year recognition
  - Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
  - Support wake up function
- PWM/Capture
  - Built-in up to four 16-bit PWM generators provide eight PWM outputs or four complementary paired PWM outputs
  - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
  - Up to eight 16-bit digital Capture timers (shared with PWM timers) provide eight rising/falling capture inputs
  - Support Capture interrupt
- UART
  - Up to three UART controllers (Low Density only support 2 UART controllers)
  - UART ports with flow control (TXD, RXD, CTS and RTS)
  - UART0 with 63-byte FIFO is for high speed
  - UART1/2(optional) with 15-byte FIFO for standard device
  - Support IrDA (SIR) function
  - Support RS-485 9 bit mode and direction control. (Low Density Only)
  - Programmable baud-rate generator up to 1/16 system clock
  - Support PDMA mode
- SPI
  - Up to four sets of SPI controller
  - Master up to 20 MHz, and Slave up to 10 MHz
  - Support SPI/MICROWIRE master/slave mode
  - Full duplex synchronous serial data transfer
  - Variable length of transfer data from 1 to 32 bits
  - MSB or LSB first data transfer
  - Rx and Tx on both rising or falling edge of serial clock independently
  - 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
  - Support byte suspend mode in 32-bit transmission
  - Support PDMA mode

- I<sup>2</sup>C
  - Up to two sets of I2C device
  - Master/Slave up to 1Mbit/s
  - Bidirectional data transfer between masters and slaves
  - Multi-master bus (no central master)
  - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
  - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
  - Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
  - Programmable clocks allow versatile rate control
  - Support multiple address recognition (four slave address with mask option)
- I<sup>2</sup>S
  - Interface with external audio CODEC
  - Operate as either master or slave mode
  - Capable of handling 8, 16, 24 and 32 bit word sizes
  - Mono and stereo audio data supported
  - I<sup>2</sup>S and MSB justified data format supported
  - Two 8 word FIFO data buffers are provided, one for transmit and one for receive
  - Generates interrupt requests when buffer levels cross a programmable boundary
  - Support two DMA requests, one for transmit and one for receive
- PS2 Device Controller
  - Host communication inhibit and request to send detection
  - Reception frame error detection
  - Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
  - Double buffer for data reception
  - S/W override bus
- EBI (External bus interface) support (Low Density 64-pin Package Only)
  - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
  - Support 8bit/16bit data width
  - Support byte write in 16bit data width mode
- ADC
  - 12-bit SAR ADC with 600K SPS
  - Up to 8-ch single-end input or 4-ch differential input
  - Single scan/single cycle scan/continuous scan
  - Each channel with individual result register
  - Scan on enabled channels
  - Threshold voltage detection
  - Conversion start by software programming or external input
  - Support PDMA mode
- Analog Comparator
  - Up to two analog comparator
  - External input or internal bandgap voltage selectable at negative node
  - Interrupt when compare result change
  - Power down wake up
- One built-in temperature sensor with 1°C resolution
- Brown-out detector
  - With 4 levels: 4.5V/3.8V/2.7V/2.2V



- Support Brownout Interrupt and Reset option
- Low Voltage Reset
  - Threshold voltage levels: 2.0V
- Operating Temperature: -40°C~85°C
- Packages:
  - All Green package (RoHS)
  - LQFP 100-pin / 64-pin / 48-pin (100-pin for Medium Density Only)

## 3 PARTS INFORMATION LIST AND PIN CONFIGURATION

### 3.1 NuMicro™ NUC100 Products Selection Guide

#### 3.1.1 NuMicro™ NUC100 Medium Density Advance Line Selection Guide

Part number	APROM	RAM	Data Flash	ISP Loader ROM	I/O	Timer	Connectivity						I <sup>2</sup> S	Comp.	PWM	ADC	RTC	EBI	ISP ICP	Package
							UART	SPI	I <sup>2</sup> C	USB	LIN	CAN								
NUC100LD3AN	64 KB	16 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	6	8x12-bit	v	-	v	LQFP48
NUC100LE3AN	128 KB	16 KB	Definable	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	6	8x12-bit	v	-	v	LQFP48
NUC100RD3AN	64 KB	16 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	6	8x12-bit	v	-	v	LQFP64
NUC100RE3AN	128 KB	16 KB	Definable	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	6	8x12-bit	v	-	v	LQFP64
NUC100VD2AN	64 KB	8 KB	4 KB	4 KB	up to 80	4x32-bit	3	4	2	-	-	-	1	2	8	8x12-bit	v	-	v	LQFP100
NUC100VD3AN	64 KB	16 KB	4 KB	4 KB	up to 80	4x32-bit	3	4	2	-	-	-	1	2	8	8x12-bit	v	-	v	LQFP100
NUC100VE3AN	128 KB	16 KB	Definable	4 KB	up to 80	4x32-bit	3	4	2	-	-	-	1	2	8	8x12-bit	v	-	v	LQFP100

#### 3.1.2 NuMicro™ NUC100 Low Density Advance Line Selection Guide

Part number	APROM	RAM	Data Flash	ISP Loader ROM	I/O	Timer	Connectivity						I <sup>2</sup> S	Comp.	PWM	ADC	RTC	EBI	ISP ICP	Package
							UART	SPI	I <sup>2</sup> C	USB	LIN	CAN								
NUC100LC1BN	32 KB	4 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	4	8x12-bit	v	-	v	LQFP48
NUC100LD1BN	64 KB	4 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	4	8x12-bit	v	-	v	LQFP48
NUC100LD2BN	64 KB	8 KB	4 KB	4 KB	up to 35	4x32-bit	2	1	2	-	-	-	1	1	4	8x12-bit	v	-	v	LQFP48
NUC100RC1BN	32 KB	4 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	4	8x12-bit	v	v	v	LQFP64
NUC100RD1BN	64 KB	4 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	4	8x12-bit	v	v	v	LQFP64
NUC100RD2BN	64 KB	8 KB	4 KB	4 KB	up to 49	4x32-bit	2	2	2	-	-	-	1	2	4	8x12-bit	v	v	v	LQFP64




Figure 3-1 NuMicro™ NUC100 Series selection code

## 3.2 Pin Configuration

### 3.2.1 NuMicro™ NUC100 Medium Density Pin Diagram

#### 3.2.1.1 NuMicro™ NUC100 LQFP 100 pin




Figure 3-2 NuMicro™ NUC100 Medium Density LQFP 100-pin Pin Diagram

3.2.1.2 NuMicro™ NUC100 LQFP 64 pin




Figure 3-3 NuMicro™ NUC100 Medium Density LQFP 64-pin Pin Diagram

3.2.1.3 NuMicro™ NUC100 LQFP 48 pin




Figure 3-4 NuMicro™ NUC100 Medium Density LQFP 48-pin Pin Diagram

## 3.2.2 NuMicro™ NUC100 Low Density Pin Diagram

### 3.2.2.1 NuMicro™ NUC100 LQFP 64 pin




Figure 3-5 NuMicro™ NUC100 Low Density LQFP 64-pin Pin Diagram

3.2.2.2 NuMicro™ NUC100 LQFP 48 pin




Figure 3-6 NuMicro™ NUC100 Low Density LQFP 48-pin Pin Diagram



## 4 ELECTRICAL CHARACTERISTICS

### 4.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS-0.3	VDD+0.3	V
Oscillator Frequency	1/t <sub>CLCL</sub>	4	24	MHz
Operating Temperature	TA	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into VDD		-	120	mA
Maximum Current out of VSS			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the life and reliability of the device.

## 4.2 DC Electrical Characteristics

### 4.2.1 NuMicro™ NUC100/NUC120/NUC130/NUC140 Medium Density DC Electrical Characteristics

(VDD-VSS=3.3V, TA = 25°C, FOSC = 50 MHz unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operation voltage	V <sub>DD</sub>	2.5		5.5	V	V <sub>DD</sub> = 2.5V ~ 5.5V up to 50 MHz
Power Ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3			V	
LDO Output Voltage	V <sub>LDO</sub>	-10%	2.5	+10%	V	V <sub>DD</sub> > 2.7V
Analog Operating Voltage	AV <sub>DD</sub>	0		V <sub>DD</sub>	V	
Analog Reference Voltage	V <sub>ref</sub>	0		AV <sub>DD</sub>	V	
Operating Current Normal Run Mode @ 50MHz	I <sub>DD1</sub>		54		mA	V <sub>DD</sub> = 5.5V@50MHz, enable all IP and PLL, XTAL=12MHz
	I <sub>DD2</sub>		31		mA	V <sub>DD</sub> = 5.5V@50MHz, disable all IP and enable PLL, XTAL=12MHz
	I <sub>DD3</sub>		51		mA	V <sub>DD</sub> = 3V@50MHz, enable all IP and PLL, XTAL=12MHz
	I <sub>DD4</sub>		28		mA	V <sub>DD</sub> = 3V@50MHz, disable all IP and enable PLL, XTAL=12MHz
Operating Current Normal Run Mode @ 12MHz	I <sub>DD5</sub>		22		mA	V <sub>DD</sub> = 5.5V@12MHz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>DD6</sub>		14		mA	V <sub>DD</sub> = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz
	I <sub>DD7</sub>		20		mA	V <sub>DD</sub> = 3V@12MHz, enable all IP and disable PLL, XTAL=12MHz



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I <sub>DD8</sub>		12		mA	V <sub>DD</sub> = 3V@12MHz, disable all IP and disable PLL, XTAL=12MHz
Operating Current Normal Run Mode @ 4MHz	I <sub>DD9</sub>		15		mA	V <sub>DD</sub> = 5V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>DD10</sub>		11		mA	V <sub>DD</sub> = 5V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	I <sub>DD11</sub>		13		mA	V <sub>DD</sub> = 3V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>DD12</sub>		9		mA	V <sub>DD</sub> = 3V@4MHz, disable all IP and disable PLL, XTAL=4MHz
Operating Current Idle Mode @ 50MHz	I <sub>IDLE1</sub>		38		mA	V <sub>DD</sub> = 5.5V@50MHz, enable all IP and PLL, XTAL=12MHz
	I <sub>IDLE2</sub>		15		mA	V <sub>DD</sub> =5.5V@50MHz, disable all IP and enable PLL, XTAL=12MHz
	I <sub>IDLE3</sub>		35		mA	V <sub>DD</sub> = 3V@50MHz, enable all IP and PLL, XTAL=12MHz
	I <sub>IDLE4</sub>		13		mA	V <sub>DD</sub> = 3V@50MHz, disable all IP and enable PLL, XTAL=12MHz
Operating Current Idle Mode @ 12MHz	I <sub>IDLE5</sub>		13		mA	V <sub>DD</sub> = 5.5V@12MHz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE6</sub>		5.5		mA	V <sub>DD</sub> = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE7</sub>		12		mA	V <sub>DD</sub> = 3V@12MHz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE8</sub>		4		mA	V <sub>DD</sub> = 3V@12MHz, disable all IP and disable PLL, XTAL=12MHz



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operating Current Idle Mode @ 4MHz	I <sub>IDLE9</sub>		8.5		mA	V <sub>DD</sub> = 5V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE10</sub>		3.5		mA	V <sub>DD</sub> = 5V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE11</sub>		7		mA	V <sub>DD</sub> = 3V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE12</sub>		2.5		mA	V <sub>DD</sub> = 3V@4MHz, disable all IP and disable PLL, XTAL=4MHz
Standby Current Power-down Mode (Deep Sleep Mode)	I <sub>PWD1</sub>		23		μA	V <sub>DD</sub> = 5.5V, RTC OFF, No load @ Disable BOV function
	I <sub>PWD2</sub>		18		μA	V <sub>DD</sub> = 3.3V, RTC OFF, No load @ Disable BOV function
	I <sub>PWD3</sub>		28		μA	V <sub>DD</sub> = 5.5V, RTC run , No load @ Disable BOV function
	I <sub>PWD4</sub>		22		μA	V <sub>DD</sub> = 3.3V, RTC run , No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I <sub>IN1</sub>		-50	-60	μA	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> = 0V or V <sub>IN</sub> =V <sub>DD</sub>
Input Current at /RESET <sup>[1]</sup>	I <sub>IN2</sub>	-55	-45	-30	μA	V <sub>DD</sub> = 3.3V, V <sub>IN</sub> = 0.45V
Input Leakage Current PA, PB, PC, PD, PE	I <sub>LK</sub>	-2	-	+2	μA	V <sub>DD</sub> = 5.5V, 0<V <sub>IN</sub> <V <sub>DD</sub>
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>	-650	-	-200	μA	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> <2.0V
Input Low Voltage PA, PB, PC, PD, PE (TTL input)	V <sub>IL1</sub>	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5V
		-0.3	-	0.6		V <sub>DD</sub> = 2.5V
Input High Voltage PA, PB, PC, PD, PE (TTL input)	V <sub>IH1</sub>	2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
		1.5	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> =3.0V
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	V <sub>IL2</sub>				V	
Input High Voltage PA, PB, PC, PD, PE (Schmitt input)	V <sub>IH2</sub>		0.2V <sub>DD</sub>		V	
Hysteresis voltage of PA~PE (Schmitt input)	V <sub>HY</sub>		0.2V <sub>DD</sub>		V	

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Input Low Voltage XT1 <sup>[*2]</sup>	V <sub>IL3</sub>	0	-	0.8	V	V <sub>DD</sub> = 4.5V
		0	-	0.4		V <sub>DD</sub> = 3.0V
Input High Voltage XT1 <sup>[*2]</sup>	V <sub>IH3</sub>	3.5	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
		2.4	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 3.0V
Input Low Voltage X321 <sup>[*2]</sup>	V <sub>IL4</sub>	0	-	0.4	v	
Input High Voltage X321 <sup>[*2]</sup>	V <sub>IH4</sub>	1.7		2.5	V	
Negative going threshold (Schmitt input), /RESET	V <sub>ILS</sub>	-0.5	-	0.3V <sub>DD</sub>	V	
Positive going threshold (Schmitt input), /RESET	V <sub>IHS</sub>	0.7V <sub>DD</sub>	-	V <sub>DD</sub> +0.5	V	
Source Current PA, PB, PC, PD, PE (Quasi-bidirectional Mode)	I <sub>SR11</sub>	-300	-370	-450	μA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 2.4V
	I <sub>SR12</sub>	-50	-70	-90	μA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 2.2V
	I <sub>SR12</sub>	-40	-60	-80	μA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 2.0V
Source Current PA, PB, PC, PD, PE (Push-pull Mode)	I <sub>SR21</sub>	-20	-24	-28	mA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 2.4V
	I <sub>SR22</sub>	-4	-6	-8	mA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 2.2V
	I <sub>SR22</sub>	-3	-5	-7	mA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 2.0V
Sink Current PA, PB, PC, PD, PE (Quasi-bidirectional and Push-pull Mode)	I <sub>SK1</sub>	10	16	20	mA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 0.45V
	I <sub>SK1</sub>	7	10	13	mA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 0.45V
	I <sub>SK1</sub>	6	9	12	mA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 0.45V
Brownout voltage with BOV_VL [1:0] =00b	V <sub>BO2.2</sub>	2.1	2.2	2.3	V	
Brownout voltage with BOV_VL [1:0] =01b	V <sub>BO2.7</sub>	2.6	2.7	2.8	V	
Brownout voltage with BOV_VL [1:0] =10b	V <sub>BO3.8</sub>	3.7	3.8	3.9	V	
Brownout voltage with BOV_VL [1:0] =11b	V <sub>BO4.5</sub>	4.4	4.5	4.6	V	
Hysteresis range of BOD voltage	V <sub>BH</sub>	30	-	150	mV	V <sub>DD</sub> = 2.5V~5.5V

Note:

1. /RESET pin is a Schmitt trigger input.

2. Crystal Input is a CMOS input.

3. Pins of PA, PB, PC, PD and PE can source a transition current when they are being externally driven from 1 to 0. In the condition of V<sub>DD</sub>=5.5V, the transition current reaches its maximum value when V<sub>IN</sub> approximates to 2V.

#### 4.2.2 NuMicro™ NUC100/NUC120/NUC130/NUC140 Low Density DC Electrical Characteristics

(VDD-VSS=3.3V, TA = 25°C, FOSC = 50 MHz unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operation voltage	V <sub>DD</sub>	2.5		5.5	V	V <sub>DD</sub> = 2.5V ~ 5.5V up to 50 MHz
Power Ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3			V	
LDO Output Voltage	V <sub>LDO</sub>	-10%	2.5	+10%	V	V <sub>DD</sub> > 2.7V
Analog Operating Voltage	AV <sub>DD</sub>	0		V <sub>DD</sub>	V	
Analog Reference Voltage	V <sub>ref</sub>	0		AV <sub>DD</sub>	V	
Operating Current Normal Run Mode @ 50MHz	I <sub>DD1</sub>		46		mA	V <sub>DD</sub> = 5.5V@50MHz, enable all IP and PLL, XTAL=12MHz
	I <sub>DD2</sub>		30		mA	V <sub>DD</sub> = 5.5V@50MHz, disable all IP and enable PLL, XTAL=12MHz
	I <sub>DD3</sub>		44		mA	V <sub>DD</sub> = 3V@50MHz, enable all IP and PLL, XTAL=12MHz
	I <sub>DD4</sub>		28		mA	V <sub>DD</sub> = 3V@50MHz, disable all IP and enable PLL, XTAL=12MHz
Operating Current Normal Run Mode @ 12MHz	I <sub>DD5</sub>		19		mA	V <sub>DD</sub> = 5.5V@12MHz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>DD6</sub>		13		mA	V <sub>DD</sub> = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz
	I <sub>DD7</sub>		17		mA	V <sub>DD</sub> = 3V@12MHz, enable all IP and disable PLL, XTAL=12MHz



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I <sub>DD8</sub>		11.5		mA	V <sub>DD</sub> = 3V@12MHz, disable all IP and disable PLL, XTAL=12MHz
Operating Current Normal Run Mode @ 4MHz	I <sub>DD9</sub>		13.5		mA	V <sub>DD</sub> = 5V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>DD10</sub>		10		mA	V <sub>DD</sub> = 5V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	I <sub>DD11</sub>		12		mA	V <sub>DD</sub> = 3V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>DD12</sub>		8		mA	V <sub>DD</sub> = 3V@4MHz, disable all IP and disable PLL, XTAL=4MHz
Operating Current Idle Mode @ 50MHz	I <sub>IDLE1</sub>		30		mA	V <sub>DD</sub> = 5.5V@50MHz, enable all IP and PLL, XTAL=12MHz
	I <sub>IDLE2</sub>		13		mA	V <sub>DD</sub> =5.5V@50MHz, disable all IP and enable PLL, XTAL=12MHz
	I <sub>IDLE3</sub>		28		mA	V <sub>DD</sub> = 3V@50MHz, enable all IP and PLL, XTAL=12MHz
	I <sub>IDLE4</sub>		12		mA	V <sub>DD</sub> = 3V@50MHz, disable all IP and enable PLL, XTAL=12MHz
Operating Current Idle Mode @ 12MHz	I <sub>IDLE5</sub>		11		mA	V <sub>DD</sub> = 5.5V@12MHz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE6</sub>		5		mA	V <sub>DD</sub> = 5.5V@12MHz, disable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE7</sub>		10		mA	V <sub>DD</sub> = 3V@12MHz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE8</sub>		4		mA	V <sub>DD</sub> = 3V@12MHz, disable all IP and disable PLL, XTAL=12MHz

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operating Current Idle Mode @ 4MHz	I <sub>IDLE9</sub>		7		mA	V <sub>DD</sub> = 5V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE10</sub>		3.5		mA	V <sub>DD</sub> = 5V@4MHz, disable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE11</sub>		6		mA	V <sub>DD</sub> = 3V@4MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE12</sub>		2.5		mA	V <sub>DD</sub> = 3V@4MHz, disable all IP and disable PLL, XTAL=4MHz
Standby Current Power-down Mode (Deep Sleep Mode)	I <sub>PWD1</sub>		17		μA	V <sub>DD</sub> = 5.5V, RTC OFF, No load @ Disable BOV function
	I <sub>PWD2</sub>		14.5		μA	V <sub>DD</sub> = 3.3V, RTC OFF, No load @ Disable BOV function
	I <sub>PWD3</sub>		20		μA	V <sub>DD</sub> = 5.5V, RTC run , No load @ Disable BOV function
	I <sub>PWD4</sub>		17		μA	V <sub>DD</sub> = 3.3V, RTC run , No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I <sub>IN1</sub>		-50	-60	μA	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> = 0V or V <sub>IN</sub> =V <sub>DD</sub>
Input Current at /RESET <sup>[1]</sup>	I <sub>IN2</sub>	-55	-45	-30	μA	V <sub>DD</sub> = 3.3V, V <sub>IN</sub> = 0.45V
Input Leakage Current PA, PB, PC, PD, PE	I <sub>LK</sub>	-2	-	+2	μA	V <sub>DD</sub> = 5.5V, 0<V <sub>IN</sub> <V <sub>DD</sub>
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>	-650	-	-200	μA	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> <2.0V
Input Low Voltage PA, PB, PC, PD, PE (TTL input)	V <sub>IL1</sub>	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5V
		-0.3	-	0.6		V <sub>DD</sub> = 2.5V
Input High Voltage PA, PB, PC, PD, PE (TTL input)	V <sub>IH1</sub>	2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
		1.5	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 3.0V
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	V <sub>IL2</sub>	-0.5	-	0.2V <sub>DD</sub>	V	
Input High Voltage PA, PB, PC, PD, PE (Schmitt input)	V <sub>IH2</sub>	0.4V <sub>DD</sub>	-	V <sub>DD</sub> +0.5	V	
Input Low Voltage XT1 <sup>[2]</sup>	V <sub>IL3</sub>	0	-	0.8	V	V <sub>DD</sub> = 4.5V
		0	-	0.4		V <sub>DD</sub> = 3.0V



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Input High Voltage XT1 <sup>[2]</sup>	V <sub>IH3</sub>	3.5	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
		2.4	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 3.0V
Input Low Voltage X321 <sup>[2]</sup>	V <sub>IL4</sub>	0	-	0.4	v	
Input High Voltage X321 <sup>[2]</sup>	V <sub>IH4</sub>	1.7		2.5	V	
Negative going threshold (Schmitt input), /RESET	V <sub>ILS</sub>	-0.5	-	0.3V <sub>DD</sub>	V	
Positive going threshold (Schmitt input), /RESET	V <sub>IHS</sub>	0.7V <sub>DD</sub>	-	V <sub>DD</sub> +0.5	V	
Source Current PA, PB, PC, PD, PE (Quasi-bidirectional Mode)	I <sub>SR11</sub>	-300	-370	-450	μA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 2.4V
	I <sub>SR12</sub>	-50	-70	-90	μA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 2.2V
	I <sub>SR12</sub>	-40	-60	-80	μA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 2.0V
Source Current PA, PB, PC, PD, PE (Push-pull Mode)	I <sub>SR21</sub>	-20	-24	-28	mA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 2.4V
	I <sub>SR22</sub>	-4	-6	-8	mA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 2.2V
	I <sub>SR22</sub>	-3	-5	-7	mA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 2.0V
Sink Current PA, PB, PC, PD, PE (Quasi-bidirectional and Push-pull Mode)	I <sub>SK1</sub>	10	16	20	mA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 0.45V
	I <sub>SK1</sub>	7	10	13	mA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 0.45V
	I <sub>SK1</sub>	6	9	12	mA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 0.45V
Brownout voltage with BOV_VL [1:0] =00b	V <sub>BO2.2</sub>	2.1	2.2	2.3	V	
Brownout voltage with BOV_VL [1:0] =01b	V <sub>BO2.7</sub>	2.6	2.7	2.8	V	
Brownout voltage with BOV_VL [1:0] =10b	V <sub>BO3.8</sub>	3.7	3.8	3.9	V	
Brownout voltage with BOV_VL [1:0] =11b	V <sub>BO4.5</sub>	4.4	4.5	4.6	V	
Hysteresis range of BOD voltage	V <sub>BH</sub>	30	-	150	mV	V <sub>DD</sub> = 2.5V~5.5V

Note:


1. /RESET pin is a Schmitt trigger input.
2. Crystal Input is a CMOS input.
3. Pins of PA, PB, PC, PD and PE can source a transition current when they are being externally driven from 1 to 0. In the condition of V<sub>DD</sub>=5.5V, the transition current reaches its maximum value when V<sub>IN</sub> approximates to 2V.



**4.2.3 Operating Current Curve (Test condition: run NOP)**


1. XTAL clock = 12 MHz, PLL disable, all-IP disable:

Unit: mA



2. XTAL clock = 12 MHz, PLL disable, all-IP enable


Unit: mA






3. XTAL clock = 12 MHz, PLL enable, all-IP disable

Unit: mA



4. XTAL clock = 12 MHz, PLL enable, all-IP enable


Unit: mA



**4.2.4 Idle Current Curve**


1. XTAL clock = 12 MHz, PLL disable, all-IP disable

Unit: mA



2. XTAL clock = 12 MHz, PLL disable, all-IP enable


Unit: mA






3. XTAL clock = 12 MHz, PLL enable, all-IP disable

Unit: mA



4. XTAL clock = 12 MHz, PLL enable, all-IP enable

Unit: mA







**4.2.5 Power Down Current Curve**

XTAL clock = 12 MHz, PLL Disable

Unit: mA



4.3 AC Electrical Characteristics



Note: Duty cycle is 50%.

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
$t_{CHCX}$	Clock High Time		20	-	-	nS
$t_{CLCX}$	Clock Low Time		20	-	-	nS
$t_{CLCH}$	Clock Rise Time		-	-	10	nS
$t_{CHCL}$	Clock Fall Time		-	-	10	nS

4.3.1 External 4~24MHz Crystal

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	°C
VDD	-	2.5	5	5.5	V

4.3.1.1 Typical Crystal Application Circuits

CRYSTAL	C1	C2	R
4MHz ~ 24 MHz	without	without	without




Figure 4-1 Typical Crystal Application Circuit



#### 4.3.2 External 32.768 kHz Crystal

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	-	32.768	-	kHz
Temperature	-	-40	-	85	°C
VDD	-	2.5	-	5.5	V

#### 4.3.3 Internal 22.1184 MHz Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	22.1184	-	MHz
Calibrated Internal Oscillator Frequency	+25 C; V <sub>DD</sub> =5V	-1	-	+1	%
	-40 C~+85 C; V <sub>DD</sub> =2.5V~5.5V	-3	-	+3	%
Operation Current	V <sub>DD</sub> =5V	-	500	-	uA

#### 4.3.4 Internal 10 kHz Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
Calibrated Internal Oscillator Frequency	+25 C; V <sub>DD</sub> =5V	-30	-	+30	%
	-40 C~+85 C; V <sub>DD</sub> =2.5V~5.5V	-50	-	+50	%

Note: Internal operation voltage comes from LDO.



## 4.4 Analog Characteristics

### 4.4.1 Specification of 12-bit SARADC

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
-	Resolution	-	-	12	Bit
DNL	Differential nonlinearity error	-	±3	-	LSB
INL	Integral nonlinearity error	-	±4	-	LSB
EO	Offset error	-	±1	10	LSB
EG	Gain error (Transfer gain)	-	1	1.005	-
-	Monotonic	Guaranteed			
FADC	ADC clock frequency	-	-	20	MHz
TCAL	Calibration time	-	127	-	Clock
TS	Sample time	-	7	-	Clock
TADC	Conversion time	-	13	-	Clock
FS	Sample rate	-	-	600	K SPS
VLDO	Supply voltage	-	2.5	-	V
VADD		3	-	5.5	V
IDD	Supply current (Avg.)	-	0.5	-	mA
IDDA		-	1.5	-	mA
VREF	Reference voltage	-	VDDA	-	V
IREFP	Reference current (Avg.)	-	1	-	mA
VIN	Reference voltage	0	-	VREF	V
CIN	Capacitance	-	5	-	pF

#### 4.4.2 Specification of LDO & Power management

PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
Input Voltage	2.7	5	5.5	V	V <sub>DD</sub> input voltage
Output Voltage	-10%	2.5	+10%	V	V <sub>DD</sub> > 2.7V
Temperature	-40	25	85	°C	
Quiescent Current (PD=0)	-	100	-	uA	
Quiescent Current (PD=1)	-	5	-	uA	
Iload (PD=0)	-	-	100	mA	
Iload (PD=1)	-	-	100	uA	
Cbp	-	1	-	uF	Resr=1ohm
Cload	-	250	-	pF	

Note:

1. It is recommended that a 10uF or higher capacitor and a 100nF bypass capacitor are connected between VDD and the closest VSS pin of the device.
2. For ensuring power stability, a 4.7uF or higher capacitor must be connected between LDO pin and the closest VSS pin of the device. Also a 100nF bypass capacitor between LDO and VSS help suppressing output noise.

#### 4.4.3 Specification of Low Voltage Reset

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	1.7	-	5.5	V
Quiescent current	VDD5V=5.5V	-	-	5	uA
Temperature	-	-40	25	85	°C
Threshold voltage	Temperature=25°	1.7	2.0	2.3	V
	Temperature=-40°	-	2.4	-	V
	Temperature=85°	-	1.6	-	V
Hysteresis	-	0	0	0	V

#### 4.4.4 Specification of Brownout Detector

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AVDD=5.5V	-	-	125	μA
Temperature	-	-40	25	85	°C
Brown-out voltage	BOV_VL[1:0]=11	4.4	4.5	4.6	V
	BOV_VL [1:0]=10	3.7	3.8	3.9	V
	BOV_VL [1:0]=01	2.6	2.7	2.8	V
	BOV_VL [1:0]=00	2.1	2.2	2.3	V
Hysteresis	-	30	-	150	mV

#### 4.4.5 Specification of Power-On Reset (5V)

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-	-40	25	85	°C
Reset voltage	V+	-	2	-	V
Quiescent current	Vin>reset voltage	-	1	-	nA

#### 4.4.6 Specification of Temperature Sensor

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>		2.5	-	5.5	V
Temperature		-40	-	125	°C
Current consumption		6.4	-	10.5	uA
Gain		-1.95	-2	-2.05	mV/°C
Offset	Temp=0 °C	688	708	730	mV


Note: Internal operation voltage comes from LDO.

#### 4.4.7 Specification of Comparator


PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-	-40	25	85	°C
VDD	-	2.4	3	5.5	V
VDD current	20uA@VDD=3V	-	20	40	uA
Input offset voltage	-	-	5	15	mV
Output swing	-	0.1	-	VDD-0.1	V
Input common mode range	-	0.1	-	VDD-1.2	V
DC gain	-	-	70	-	dB
Propagation delay	@VCM=1.2V & VDIFF=0.1V	-	200	-	ns
Comparison voltage	20mV@VCM=1V 50mV@VCM=0.1V 50mV@VCM=VDD-1.2 @10mV for non- hysteresis	10	20	-	mV
Hysteresis	One bit control W/O & W. hysteresis @VCM=0.4V ~ VDD-1.2V	-	±10	-	mV
Wake up time	@CINP=1.3V CINN=1.2V	-	-	2	us

5 PACKAGE DIMENSIONS


5.1 100L LQFP (14x14x1.4 mm footprint 2.0mm)



5.2 64L LQFP (10x10x1.4mm footprint 2.0 mm)



5.3 48L LQFP (7x7x1.4mm footprint 2.0mm)



**6 REVISION HISTORY**

VERSION	DATE	PAGE/ CHAP.	DESCRIPTION
V1.12	April 9, 2010	-	Initial issued
V1.13	May 31, 2010	4.2	Add operation current of DC characteristics
V1.14	Aug. 23, 2010	4.2	Modify operation current of DC characteristics
V2.00	Nov. 11, 2010	-	Update low density and selection table



## Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

---

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*