

October 2009
UniFET-II

### FDD3N50NZ

# N-Channel MOSFET 500V, 2.5A, 2.5 $\Omega$

#### **Features**


- $R_{DS(on)} = 2.1\Omega$  ( Typ.)@  $V_{GS} = 10V$ ,  $I_D = 1.25A$
- Low Gate Charge (Typ. 6.2nC)
- Low C<sub>rss</sub> ( Typ. 2.5pF)
- · Fast Switching
- 100% Avalanche Tested
- · Improved dv/dt Capability
- · ESD Imoroved Capability
- RoHS Compliant




#### **Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advance technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficient switching mode power supplies and active power factor correction.





### MOSFET Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted\*

Symbol		Parameter		FDD3N50NZ	Units
V <sub>DSS</sub>	Drain to Source Voltage			500	V
V <sub>GSS</sub>	Gate to Source Voltage			±25	V
1	Drain Current	-Continuous (T <sub>C</sub> = 25°C)		2.5	А
ID	Drain Current	-Continuous ( $T_C = 100^{\circ}C$ )		1.5	A
I <sub>DM</sub>	Drain Current	- Pulsed	(Note 1)	10	Α
E <sub>AS</sub>	Single Pulsed Avalanche Er	nergy	(Note 2)	114	mJ
I <sub>AR</sub>	Avalanche Current		(Note 1)	2.5	Α
E <sub>AR</sub>	Repetitive Avalanche Energ	у	(Note 1)	4	mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	10	V/ns
D	Dower Discipation	$(T_C = 25^{\circ}C)$		40	W
$P_{D}$	Power Dissipation	- Derate above 25°C		0.3	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Tem	perature Range		-55 to +150	°C
T <sub>L</sub>	Maximum Lead Temperatur 1/8" from Case for 5 Second	• •		300	°C

<sup>\*</sup>Drain current limited by maximum junction temperature

#### **Thermal Characteristics**

Symbol	Parameter	Ratings	Units
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	90	C/VV

### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD3N50NZ	FDD3N50NZTM	D-PAK	380mm	16mm	2500

### **Electrical Characteristics** $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Min.	Тур.	Max.	Units	
Off Charac	cteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A$ , $V_{GS} = 0 V$ , $T_C = 25 ^{\circ} C$	500	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$ , Referenced to $25^{\circ}\text{C}$	-	0.5	-	V/°C
I <sub>DSS</sub> Zero Gate Voltage Drain Current	$V_{DS} = 500V, V_{GS} = 0V$	-	-	1	μА	
	Zero Gate voltage Drain Current	$V_{DS} = 400V, V_{GS} = 0V, T_{C} = 125^{\circ}C$	-	-	10	μΑ
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{GS} = \pm 25V, V_{DS} = 0V$	-	-	±10	μА

#### **On Characteristics**

V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	3.0	-	5.0	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10V, I_D = 1.25A$	•	2.1	2.5	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 20V, I_D = 1.25A$ (Note 4)	-	1.9	-	S

#### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 05V V 0V	V 05V V 0V			280	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V$	$V_{DS} = 25V, V_{GS} = 0V$ f = 1MHz				pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 = 111112		-	2.5	5	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10V			-	6.2	8	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	$V_{DS} = 400 V I_{D} = 2.5 A$		-	1.4	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>GS</sub> = 10V	V <sub>GS</sub> = 10V (Note 4, 5)		3.1	-	nC

#### **Switching Characteristics**

	•						
t <sub>d(on)</sub>	Turn-On Delay Time			-	10	30	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 250V, I_D = 2.5A$		-	15	40	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GEN} = 25\Omega$		-	26	60	ns
t <sub>f</sub>	Turn-Off Fall Time		(Note 4, 5)	-	17	45	ns

#### **Drain-Source Diode Characteristics**

I <sub>S</sub>	Maximum Continuous Drain to Source Diode Forward Current			ı	ı	2.5	Α
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	-	10	Α
$V_{SD}$	Drain to Source Diode Forward Voltage	$V_{GS} = 0V, I_{SD} = 2.5A$		-	-	1.4	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0V, I_{SD} = 2.5A$		-	230	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F/dt = 100A/\mu s$	(Note 4)	-	0.8	-	μС

#### Notes

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature
- 2. L = 36.6mH,  $I_{AS}$  = 2.5A,  $V_{DD}$  = 50V,  $R_{G}$  = 25 $\!\Omega$ , Starting  $T_{J}$  = 25 $^{\circ}C$
- 3.  $I_{SD} \le 2.5 A, \ di/dt \le 200 A/\mu s, \ V_{DD} \le BV_{DSS}, \ Starting \ T_J = 25^{\circ}C$
- 4. Pulse Test: Pulse width  $\leq 300 \mu s, \, \text{Dual Cycle} \leq 2\%$
- 5. Essentially Independent of Operating Temperature Typical Characteristics

#### **Typical Performance Characteristics**

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



#### **Typical Performance Characteristics** (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area vs. Case Temperature




Figure 10. Maximum Drain Current






Figure 11. Transient Thermal Response Curve




FDD3N50NZ Rev. A www.fairchildsemi.com


#### **Gate Charge Test Circuit & Waveform**




#### **Resistive Switching Test Circuit & Waveforms**




#### **Unclamped Inductive Switching Test Circuit & Waveforms**




#### Peak Diode Recovery dv/dt Test Circuit & Waveforms







#### **Mechanical Dimensions**


## **D-PAK**






LAND PATTERN RECOMMENDATION







- NOTES: UNLESS OTHERWISE SPECIFIED

  A) ALL DIMENSIONS ARE IN MILLIMETERS.

  B) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA & AB, DATED NOV. 1999.

  C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

  D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.

  E) DIMENSIONS L3.D.E1&D1 TABLE:

0	1411114	310143 13,1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
		OPTION AA	OPTION AB
	L3	0.89-1.27	1.52-2.03
	D	5.97-6.22	5.33-5.59
	E1	4.32 MIN	3.81 MIN
	D1	5.21 MIN	4.57 MIN

F) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.

**Dimensions in Millimeters** 





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™

Current Transfer Logic™ EcoSPARK®  $\mathsf{EfficentMax}^{\scriptscriptstyle\mathsf{TM}}$ EZSWITCH™\*

Fairchild Semiconductor® FACT Quiet Series™

FACT<sup>®</sup> FAST® FastvCore™ FETBench™ FlashWriter® \* F-PFS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™ Green FPS™ e-Series™

G*max*™ GTO™ IntelliMAX™

ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™  $\mathsf{PowerTrench}^{\mathbb{R}}$ PowerXS™

Programmable Active Droop™

QS<sup>TM</sup> Quiet Series™ RapidConfigure™

SMART START™

Saving our world, 1mW /W /kW at a time™ SmartMax™

SPM® STEALTH\*\* SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS<sup>TM</sup> SyncFET™ Sync-Lock™

SYSTEM ®

The Power Franchise® bwer TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™

TriFault Detect™

TRUECURRENT™\*

UHC Ultra FRFET™ UniFET<sup>™</sup> VCXTM VisualMax™ XSTM

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
	First Production Full Production

FDD3N50NZ Rev. A 8 www.fairchildsemi.com