


# CMF20120D-Silicon Carbide Power MOSFET 1200V 80 mΩ

Z-Fettm MOSFET

N-Channel Enhancement Mode





# CMF20120D-Silicon Carbide Power MOSFET

# Z-Fettm MOSFET

N-Channel Enhancement Mode

# Features

- Industry Leading R<sub>DS(on)</sub>
- High Speed Switching
- Low Capacitances
- Easy to Parallel
- Simple to Drive
- Pb-Free Plating, RoHS Compliant, Halogen Free

#### **Benefits**

- Higher System Efficiency
- Reduced Cooling Requirements
- Avalanche Ruggedness
- Increased System Switching Frequency

# Applications


- Solar Inverters
- High Voltage DC/DC Converters
- Motor Drives

### **Maximum Ratings**

Symbol	Parameter	Value	Unit	Test Conditions	Note
ID	I <sub>D</sub> Continuous Drain Current		Α	$V_{GS}@20V, T_{C} = 25^{\circ}C$	
LD		17		$V_{GS}@20V, T_{C} = 100^{\circ}C$	
I <sub>Dpulse</sub>	Pulsed Drain Current	78	А	Pulse width $t_p$ limited by $T_{jmax}$ $T_C = 25^{\circ}C$	
E <sub>AS</sub>	Single Pulse Avalanche Energy	2.2	J	$I_D = 20A, V_{DD} = 50 V,$ L = 9.5 mH	
E <sub>AR</sub>	Repetitive Avalanche Energy	1.5	J	t <sub>AR</sub> limited by T <sub>jmax</sub>	
I <sub>AR</sub>	Repetitive Avalanche Current	20	А	$I_D$ = 20A, $V_{DD}$ = 50 V, L = 3 mH $t_{AR}$ limited by $T_{jmax}$	
V <sub>GS</sub>	Gate Source Voltage	-5/+25	V		
P <sub>tot</sub>	Power Dissipation	150	W	T <sub>c</sub> =25°C	
$T_{j}$ , $T_{stg}$	Operating Junction and Storage Temperature	-55 to +125	°C		
TL	Solder Temperature	260	°C	1.6mm (0.063") from case for 10s	
M <sub>d</sub>	Mounting Torque	1 8.8	Nm lbf-in	M3 or 6-32 screw	

# Package





 $I_{D(MAX)}@T_{c}=25^{\circ}C = 33 \text{ A}$ 

= 1200 V

= 80 mΩ

 $\mathbf{V}_{\mathrm{ds}}$ 

 $\mathbf{R}_{\mathsf{DS(on)}}$ 

Part Number	Package	
CMF20120D	TO-247-3	



#### **Table of Contents** П

Features	2
Benefits	
Applications	2
Maximum Ratings	
Table of Contents	
Applications Information	
ESD Ratings	
Electrical Characteristics	
Reverse Diode Characteristics	
Thermal Characteristics	
Gate Charge Characteristics	
Typical Performance	
Clamped Inductive Switch Testing Fixture	
Package Dimensions	12
Recommended Solder Pad Layout	
Notice	




### **Applications Information**

The Cree SiC MOSFET has removed the upper voltage limit of silicon MOSFETs. However, there are some differences in characteristics when compared to what is usually expected with high voltage silicon MOSFETs. These differences need to be carefully addressed to get maximum benefit from the SiC MOSFET. In general, although the SiC MOSFET is a superior switch compared to its silicon counterparts, it should not be considered as a direct drop-in replacement in existing applications.


There are two key characteristics that need to be kept in mind when applying the SiC MOSFETs: modest transconductance requires that  $V_{GS}$  needs to be 20 V to optimize performance. This can be see in the Output and Transfer Characteristics shown in Figures 1-3. The modest transconductance also affects the transition where the device behaves as a voltage controlled resistance to where it behaves as a voltage controlled resistance to where it behaves as a voltage controlled current source as a function of  $V_{DS}$ . The result is that the transition occurs over higher values of  $V_{DS}$  than are usually experienced with Si MOSFETs and IGBTs. This might affect the operation anti-desaturation circuits, especially if the circuit takes advantage of the device entering the constant current region at low values of forward voltage.

The modest transconductance needs to be carefully considered in the design of the gate drive circuit. The first obvious requirement is that the gate be capable of a >22 V (+20 V to -2V) swing. The recommended on state  $V_{GS}$  is +20 V and the recommended off state  $V_{GS}$  is between -2 V to -5 V. Please carefully note that although the gate voltage swing is higher than the typical silicon MOSFETs and IGBTs, the total gate charge of the SiC MOSFET is considerably lower. In fact, the product of gate voltage swing and gate charge for the SiC MOSFET is lower than comparable silicon devices. The gate voltage must have a fast dV/dt to achieve fast switching times which indicates that a very low impedance driver is necessary. Lastly, the fidelity of the gate drive pulse must be carefully controlled. The nominal threshold voltage is 2.5V and the device is not fully on  $(dV_{DS}/dt\approx0)$  until the V<sub>GS</sub> is above 16V. This is a noticeably wider range than what is typically experienced with silicon MOSFETs and IGBTs. The net result of this is that the SiC MOSFET has a somewhat lower 'noise margin'. Any excessive ringing that is present on the gate drive signal could cause unintentional turn-on or partial turn-off of the device. The gate resistance should be carefully selected to ensure that the gate drive pulse is adequately dampened. To first order, the gate circuit can be approximated as a simple series RLC circuit driven by a voltage pulse as shown below.






As shown, minimizing  $L_{LOOP}$  minimizes the value of  $R_{LOOP}$  needed for critical dampening. Minimizing  $L_{LOOP}$  also minimizes the rise/fall time. Therefore, it is strongly recommended that the gate drive be located as close to the SiC MOSFET as possible to minimize  $L_{LOOP}$ . The internal gate resistance of the SiC MOSFET is 5  $\Omega$ . An external resistance of 6.8  $\Omega$  was used to characterize this device. Lower values of external gate resistance can be used so long as the gate fidelity is maintained. In the event that no external gate resistance is used, it is suggested that the gate current be checked to indirectly verify that there is no ringing present in the gate circuit. This can be accomplished with a very small current transformer. A recommended setup is a two-stage current transformer as shown below:




The two stage current transformer first stage consists of 10 turns of AWG 30 wire on a small high permeability core. A Ferroxcube 3E27 material is recommended. The second stage is a small wide bandwidth current transformer, such as the Tektronix CT-2. Lastly, a separate source return should be used for the gate drive as shown below:





A schematic of the gate driver circuit used for characterization of the SiC MOSFET is shown below:



The gate driver is an IXYS IXDI414. This device has a 35 V ouput swing, output resistance of 0.6  $\Omega$  typical, and a peak current capability of 14 A. The external gate resistance used for characterization of the SiC MOSFET was 6.8  $\Omega$ . Careful consideration needs to be given to the selection of the gate driver. The typical application error is selection of a gate driver that has adequate swing, but output



resistance and current drive capability are not carefully considered. It is critical that the gate driver possess high peak current capability and low output resistance along with adequate voltage swing.

A significant benefit of the SiC MOSFET is the elimination of the tail current observed in silicon IGBTs. However, it is very important to note that the current tail does provide a certain degree of parasitic dampening during turn-off. Additional ringing and overshoot is typically observed when silicon IGBTs are replaced with SiC MOSFETs. The additional voltage overshoot can be high enough to destroy the device. Therefore, it is critical to manage the output interconnection parasitics (and snubbers) to keep the ringing and overshoot from becoming problematic.

#### **ESD RATINGS**

ESD Test	Total Devices Sampled	Resulting Classification	
ESD-HBM All Devices Passed 1000V		2 (>2000V)	
ESD-MM All Devices Passed 400V		C (>400V)	
ESD-CDM All Devices Passed 1000V		IV (>1000V)	



### **Electrical Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	Note	
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	1200		1	V	$V_{GS} = 0V$ , $I_D = 100 \mu A$	1	
M			2.5	4	v	$V_{DS} = V_{GS}, I_D = 1mA, T_J = 25^{\circ}C$	1	
$V_{GS(th)}$	Gate Threshold Voltage		1.8			$V_{DS} = V_{GS}, I_{D} = 1mA, T_{J} = 125^{\circ}C$		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		1	100	μA	$V_{DS} = 1200V, V_{GS} = 0V, T_{J} = 25^{\circ}C$		
IDSS			10	250	μΑ	$V_{DS} = 1200V, V_{GS} = 0V, T_J = 125^{\circ}C$		
$\mathbf{I}_{GSS}$	Gate-Source Leakage Current			250	nA	$V_{GS} = 20V, V_{DS} = 0V$		
D	Drain-Source On-State Resistance		80	110	mΩ	$V_{GS}$ = 20V, $I_{D}$ = 20A, $T_{J}$ = 25°C		
$R_{DS(on)}$			95	130	11132	$V_{GS} = 20V, I_{D} = 20A, T_{J} = 125^{\circ}C$		
а.	Transconductance		7.3		s	$V_{DS}$ = 20V, $I_{DS}$ = 20A, $T_{J}$ = 25°C	fig. 3	
<b>g</b> <sub>fs</sub>	Transconductance		6.8			$V_{DS}$ = 20V, $I_{DS}$ = 20A, $T_{J}$ = 125°C	ing. 5	
$C_{iss}$	Input Capacitance		1915		$V_{GS} = 0V$			
$C_{\text{oss}}$	Output Capacitance		120		pF	V <sub>DS</sub> = 800V	fig. 5	
C <sub>rss</sub>	Reverse Transfer Capacitance		13			f = 1MHz		
Crss			15			Vac = 25mV		
t <sub>d(on)i</sub>	Turn-On Delay Time		17.2					
tr	Rise Time		13.6			$V_{DD} = 800V$		
$t_{d(off)i} \\$	Turn-Off Delay Time		62		ns	$V_{GS} = -2/20V$		
t <sub>fi</sub>	Fall Time		35.6	1	1	$I_D = 20A$	fig. 12	
Eon	Turn-On Switching Loss (25°C) (125°C)		530 422		μJ	- R <sub>G</sub> = 6.8Ω L = 856μΗ		
E <sub>off</sub>	Turn-Off Switching Loss (25°C) (125°C)		320 329		μJ	Per JEDEC24 Page 27		
R <sub>G</sub>	Internal Gate Resistance		5		Ω	$V_{GS}$ = 0V, f = 1MHz, $V_{AC}$ = 25mV		

**NOTES:** 1. The recommended on-state  $V_{GS}$  is +20V and the recommended off-state  $V_{GS}$  is between -2V and -5V

# **Reverse Diode Characteristics**

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
V	Diada Famuard Valtage	3.5		V	$V_{GS} = -5V, I_F = 10A, T_J = 25^{\circ}C$	
V <sub>sd</sub>	Diode Forward Voltage	3.1		V	$V_{GS} = -2V, I_F = 10A, T_J = 25^{\circ}C$	
t <sub>rr</sub>	Reverse Recovery Time	220		ns	$V_{GS} = -5V, I_F = 20A, T_1 = 25^{\circ}C$	
Q <sub>rr</sub>	Reverse Recovery Charge	142		nC	$V_{R} = 800V,$	fig. 13,14
I <sub>rrm</sub>	Peak Reverse Recovery Current	2.3		А	$di_F/dt = 100A/\mu s$	

### **Thermal Characteristics**

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
R <sub>0JC</sub>	Thermal Resistance from Junction to Case	0.58	0.7			
R <sub>ecs</sub>	Case to Sink, w/ Thermal Compound	0.25		°C/W		fig. 6
R <sub>0JA</sub>	Thermal Resistance From Junction to Ambient		40	0,11		ligi o

# **Gate Charge Characteristics**

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
Q <sub>gs</sub>	Gate to Source Charge	23.8			$V_{DD} = 800V$	fig 0
$Q_{gd}$	Gate to Drain Charge	43.1		nC	I <sub>D</sub> =20A	fig.9
Qg	Gate Charge Total	90.8			$V_{GS} = -2/20V$ Per JEDEC24-2	



# **Typical Performance**




Fig 1. Typical Output Characteristics  $T_J = 25^{\circ}C$ 





Figure 3. Typical Transfer Characteristics






Fig 2. Typical Output Characteristics  $T_{J} = 125^{\circ}C$ 





Fig 4. Normalized On-Resistance vs. Temperature





9



# **Typical Performance**




Fig 6. Transient Thermal Impedence, Junction - Case




Fig 7. Inductive Switching Energy(Turn-on) vs. T




Fig 9. Typical Gate Charge Characteristics @ 25°C




Fig 8. Inductive Switching Energy(Turn-off) vs. T





Fig 10. Typical Avalanche Waveform



### **Clamped Inductive Switch Testing Fixture**









Fig 11. Switching Waveform Test Circuit

Fig 12. Switching Test Waveform Times














Fig 15. Avalanche Test Circuit





Fig 16. Theoretical Avalanche Waveform

# **Package Dimensions**


Package TO-247-3



DOS	Inc	hes	Millim	neters
POS	Min	Max	Min	Мах
А	.190	.205	4.83	5.21
A1	.090	.100	2.29	2.54
A2	.075	.085	1.91	2.16
b	.042	.052	1.07	1.33
b1	.075	.095	1.91	2.41
b2	.075	.085	1.91	2.16
b3	.113	.133	2.87	3.38
b4	.113	.123	2.87	3.13
С	.022	.027	0.55	0.68
D	.819	.831	20.80	21.10
D1	.640	.695	16.25	17.65
D2	.037	.049	0.95	1.25
E	.620	.635	15.75	16.13
E1	.516	.557	13.10	14.15
E2	.145	.201	3.68	5.10
E3	.039	.075	1.00	1.90
E4	.487	.529	12.38	13.43
е	.214	BSC	5.44	BSC
Ν		3		3
L	.780	.800	19.81	20.32
L1	.161	.173	4.10	4.40
ØP	.138	.144	3.51	3.65
Q	.216	.236	5.49	6.00
S	.238	.248	6.04	6.30



#### **Recommended Solder Pad Layout**



TO-247-3

Part Number	Package
CMF20120D	TO-247-3

"The levels of environmentally sensitive, persistent biologically toxic (PBT), persistent organic pollutants (POP), or otherwise restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment (RoHS), as amended through April 21, 2006.

This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, air traffic control systems, or weapons systems

Cree, Inc. 4600 Silicon Drive Durham, NC 27703 USA Tel: +1.919.313.5300 Fax: +1.919.313.5451 www.cree.com/power

Copyright © 2010-2011 Cree, Inc. All rights reserved. The information in this document is subject to change without notice. Cree and the Cree logo are registered trademarks and Z-REC and Z-FET are trademarks of Cree, Inc.

13 CMF20120D Rev. A Downloaded from Flood