# **Power MOSFET**

# -20 V, -1.8 A, μCool<sup>™</sup> Dual P-Channel, ESD, 1.6x1.6x0.55 mm UDFN Package

## Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 1.6 x 1.6 x 0.55 mm for Board Space Saving
- ESD
- This is a Halide Free Device
- This is a Pb–Free Device

## Applications

- High Side Load Switch
- PA Switch
- Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Cell Phones, PMP, DSC, GPS, and others

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter			Symbol	Value	Units
Drain-to-Source Voltage			V <sub>DSS</sub>	-20	V
Gate-to-Source Voltage			V <sub>GS</sub>	±8.0	V
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	-1.4	А
Current (Note 1)	State	T <sub>A</sub> = 85°C	1	-1.0	
	t ≤ 5 s	T <sub>A</sub> = 25°C	1	-1.8	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.8	W
	t ≤ 5 s	T <sub>A</sub> = 25°C	1	1.3	
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	Ι <sub>D</sub>	-1.1	А
Current (Note 2)		$T_A = 85^{\circ}C$		-0.8	
Power Dissipation (Note 2) $T_A = 25^{\circ}C$			PD	0.5	W
Pulsed Drain Current $tp = 10 \ \mu s$		I <sub>DM</sub>	-8.0	А	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C
Source Current (Body Diode) (Note 2)			۱ <sub>S</sub>	-1.0	А
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C
Gate-to-Source ESD Rating (HBM) per JESD22–A114F			ESD	1000	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- 2. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm<sup>2</sup>, 2 oz. Cu.



# **ON Semiconductor®**


### http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
	250 mΩ @ –4.5 V	–1.5 A
–20 V	380 mΩ @ −2.5 V	–1.0 A
	500 mΩ @ –1.8 V	–0.5 A
	700 mΩ @ –1.5 V	–0.2 A



DIAGRAM







### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

© Semiconductor Components Industries, LLC, 2009

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Мах	Units
Junction-to-Ambient – Steady State (Note 3)	$R_{\thetaJA}$	155	°C/W
Junction-to-Ambient – t $\leq$ 5 s (Note 3)	$R_{\thetaJA}$	100	
Junction-to-Ambient – Steady State min Pad (Note 4)	$R_{\theta JA}$	245	

#### ELECTRICAL CHARACTERISTICS (T<sub>1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS				-	-	-	-
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = -250 µA		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	$I_D = -250 \ \mu\text{A}$ , ref to $25^{\circ}\text{C}$			15		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			-1.0	μΑ
		$V_{GS} = 0 V,$ $V_{DS} = -20 V$	$T_J = 85^{\circ}C$			-10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V	/ <sub>GS</sub> = ±8.0 V			10	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	, I <sub>D</sub> = 250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				2.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5	V, I <sub>D</sub> = -1.5 A		175	250	mΩ
		V <sub>GS</sub> = -2.5	V, I <sub>D</sub> = -1.0 A		240	380	1
		V <sub>GS</sub> = -1.8	V, I <sub>D</sub> = -0.5 A		330	500	
		V <sub>GS</sub> = -1.5	V, I <sub>D</sub> = -0.2 A		410	700	
Forward Transconductance	9FS	V <sub>DS</sub> = -5.0	V, I <sub>D</sub> = -0.2 A		1.4		S
CHARGES, CAPACITANCES & GATE F	ESISTANCE				-		
Input Capacitance	C <sub>ISS</sub>				160		pF
Output Capacitance	C <sub>OSS</sub>	$V_{GS}$ = 0 V, f = 1 MHz, $V_{DS}$ = -10 V			32		
Reverse Transfer Capacitance	C <sub>RSS</sub>				23		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -10 V; ID = -1.5 A			2.3	3.5	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.2		
Gate-to-Source Charge	Q <sub>GS</sub>				0.4		
Gate-to-Drain Charge	Q <sub>GD</sub>				0.7		
SWITCHING CHARACTERISTICS, VGS	= <b>4.5 V</b> (Note 6)						1
Turn-On Delay Time	t <sub>d(ON)</sub>				13		ns
Rise Time	t <sub>r</sub>	Vcc4 5 V	Vpp10 V		24		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$\label{eq:VGS} \begin{array}{l} V_{GS} = -4.5 \ V, \ V_{DD} = -10 \ V, \\ I_{D} = -1.5 \ A, \ R_{G} = 1 \ \Omega \end{array}$			68		
Fall Time	t <sub>f</sub>				62		
DRAIN-SOURCE DIODE CHARACTERI					1	1	
Forward Diode Voltage	VSD	$V_{00} = 0 V$	T <sub>J</sub> = 25°C		0.85	1.2	V
-	$V_{GS} = 0 V,$ $V_{GS} = 0 V,$	T <sub>.1</sub> = 85°C	1	0.75			
Reverse Recovery Time	t <sub>RR</sub>		Ŭ	1	10		ns
Charge Time	ta	V <sub>GS</sub> = 0 V, dISD/dt = 100 A/µs, I <sub>S</sub> = -1.0 A			8.0		

3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces). 4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm<sup>2</sup>, 2 oz. Cu. 5. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.

tb Q<sub>RR</sub>


6. Switching characteristics are independent of operating junction temperatures.

5.0


nC

Reverse Recovery Charge


## **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**






#### **DEVICE ORDERING INFORMATION**

Device	Package	${\sf Shipping}^{\dagger}$
NTLUD3191PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUD3191PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

UDFN6 1.6x1.6, 0.5P CASE 517AT-01 **ISSUE O** 




DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.

- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30 mm FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.55			
A1	0.00	0.05			
A3	0.13 REF				
b	0.20	0.30			
D	1.60 BSC				
Е	1.60 BSC				
е	0.50 BSC				
D1	1.14	1.34			
D2	0.38	0.58			
E1	0.54	0.74			
К	0.20				
L	0.15	0.35			
L1		0.10			

SOLDERMASK DEFINED **MOUNTING FOOTPRINT\*** 



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Phone: 421 33 790 2910

Phone: 81-3-5773-3850

Japan Customer Focus Center

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative