# **Triple 3-Input AND Gate**

# **High-Performance Silicon-Gate CMOS**

The MC74HC11A is identical in pinout to the LS11. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

#### **Features**

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 V to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- These are Pb-Free Devices




Figure 1. Logic Diagram




# ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G




A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or • = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**



### **FUNCTION TABLE**

	Output		
Α	В	C	Υ
L	Х	Х	L
X	L	X	L
X	X	L	L
Н	Н	Н	Н

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### **MAXIMUM RATINGS\***

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to G	-0.5 to +7.0	V	
V <sub>in</sub>	DC Input Voltage (Referenced to GN	$-0.5$ to V $_{\rm CC}$ +0.5	٧	
V <sub>out</sub>	DC Output Voltage (Referenced to G	$-0.5$ to $V_{CC}$ +0.5	٧	
I <sub>in</sub>	DC Input Current, per Pin	±20	mA	
I <sub>out</sub>	DC Output Current, per Pin	±25	mA	
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND P	DC Supply Current, V <sub>CC</sub> and GND Pins		
P <sub>D</sub>	Power Dissipation in Still Air	sipation in Still Air SOIC Package TSSOP Package		mW
T <sub>stg</sub>	Storage Temperature		-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). Unused outputs must be left open.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)			V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types			+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $ V_{CC} = 2 $ $ (Figure 2) \qquad V_{CC} = 3 $ $ V_{CC} = 4 $ $ V_{CC} = 6 $	3.0 V 4.5 V	0 0 0	1000 600 500 400	ns

# DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)


				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	– 55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20 \mu\text{A}$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$V_{out}$ = 0.1 V or $V_{CC}$ - 0.1 V $ I_{out}  \le 20 \mu A$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \ \mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
				2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$ V_{in} = V_{IH} $ $ I_{out}  \le 20 \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	<b>V</b>
		$ \begin{aligned} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} & &  I_{\text{out}}  \leq 2.4 \text{ mA} \\ &  I_{\text{out}}  \leq 4.0 \text{ mA} \\ &  I_{\text{out}}  \leq 5.2 \text{ mA} \end{aligned} $	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
I <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	6.0	1	10	40	μΑ


# AC ELECTRICAL CHARACTERISTICS ( $C_L$ = 50 pF, Input $t_r$ = $t_f$ = 6 ns)

			Guaranteed Limit			
Symbol	Parameter	V <sub>CC</sub>	– 55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A, B, or C to Output Y (Figures 2 and 3)	2.0 3.0 4.5 6.0	95 45 19 16	120 60 24 20	145 75 29 25	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 2 and 3)	2.0 3.0 4.5 6.0	75 30 15 13	95 40 19 16	110 55 22 19	ns
C <sub>in</sub>	Maximum Input Capacitance	-	10	10	10	pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Gate)*	27	pF

<sup>\*</sup>Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC} 2f + I_{CC} V_{CC}$ .





\*Includes all probe and jig capacitance
Figure 3. Test Circuit

Figure 2. Switching Waveforms




Figure 4. Expanded Logic Diagram (1/3 of the Device)

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC74HC11ADG	SOIC-14 (Pb-Free)	55 Units/Rail
MC74HC11ADR2G	SOIC-14 (Pb-Free)	2500/Tape & Reel
MC74HC11ADTR2G	TSSOP-14*	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>This package is inherently Pb-Free.

#### **PACKAGE DIMENSIONS**

## SOIC-14 CASE 751A-03 **ISSUE J**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.


  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0°	7 °
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

# **SOLDERING FOOTPRINT\***




DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

## TSSOP-14 CASE 948G-01 **ISSUE B**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER

  - OTES:

    1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

    2. CONTROLLING DIMENSION: MILLIMETER.


    3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

    4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

    5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION SHALL NOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. CONDITION.
    6. TERMINAL NUMBERS ARE SHOWN FOR
  - REFERENCE ONLY.
    7. DIMENSION A AND B ARE TO BE

DETERMINED AT DATUM PLANE -W-						
	MILLIN	IÉTERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.90	5.10	0.193	0.200		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65	BSC	0.026 BSC			
Н	0.50	0.60	0.020	0.024		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40 BSC		0.252	BSC		
M	0 °	8 °	0 °	8 °		

# **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

MC74HC11A/D