



Intellimod[™] Module
Dual-In-Line Intelligent
Power Module
50 Amperes/600 Volts



Outline Drawing and Circuit Diagram

Dimensions	Inches Mi	Illimeters
Α	3.11±0.02	79.0±0.5
В	1.22±0.02	31.0±0.5
С	0.63	16.0
D	2.76±0.01	70.0±0.3
E	0.5	12.7
F	0.39±0.01	10.0±0.3
G	0.1±0.01	2.54±0.3
Н	0.2±0.01	5.08±0.3
J	1.0	25.4
K	0.11	2.8
L	0.12 Dia.	2.9 Dia.
M	0.18±0.01 Dia	. 4.5±0.2 Dia.
N	1.42±0.02	36.2±0.5
P	0.03	0.7

Dimensions	Inches	Millimeters
Q	0.08	2.0
R	0.66	16.73
S	0.44	11.13
Т	015.±0.04	3.8±1.0
U	0.082	2.1
V	0.086	2.2
W	0.31	8.0
X	0.07	1.8
Υ	0.34	8.6
Z	0.03	0.8
AA	0.10	2.7
AB	0.48	12.33
AC	0.39	10.12
AD	0.068	1.75



Description:

DIPIPMs are intelligent power modules that integrate power devices, drivers, and protection circuitry. Design time is reduced by the use of application-specific HVICs and value-added features such as linear temperature feedback. Overall efficiency and reliability are increased by the use of full gate CSTBT technology and low thermal impedance.

Features:

- ☐ Low-loss, Full Gate CSTBT IGBTs
- ☐ Single Power Supply
- □ Integrated HVICs
- ☐ Direct Connection to CPU

Applications:

- ☐ Variable Speed Pumps
- ☐ Variable Speed Compressors
- □ Small Motor Control

Ordering Information:

PS21A79 is a 600V, 50 Ampere DIP Intelligent Power Module.




PS21A79
Intellimod™ Module
Dual-In-Line Intelligent Power Module
50 Amperes/600 Volts

Absolute Maximum Ratings, $T_j = 25$ °C unless otherwise specified

Characteristics	Symbol	PS21A79	Units
Self-protection Supply Voltage Limit (Short Circuit Protection Capability)*	V _{CC(prot.)}	400	Volts
Module Case Operation Temperature (See T _C Measurement Point Below)	T _C	-20 to 100	°C
Storage Temperature	T _{stg}	-40 to 125	°C
Mounting Torque, M4 Mounting Screws	_	13	in-lb
Module Weight (Typical)	_	65	Grams
Isolation Voltage, AC 1 minute, 60Hz Sinusoidal, Connection Pins to Heatsink Plate	V _{ISO}	2500	Volts
IGBT Inverter Sector			
Supply Voltage (Applied between P-NU, NV, NW)	V _{CC}	450	Volts
Supply Voltage, Surge (Applied between P-NU, NV, NW)	V _{CC(surge)}	500	Volts
Collector-Emitter Voltage (T _C = 25°C)	V _{CES}	600	Volts
Collector Current (T _C = 25°C)	±ΙC	50	Amperes
Peak Collector Current (T _C = 25°C, <1ms)	±lCP	100	Amperes
Collector Dissipation (T _C = 25°C, per 1 Chip)	P _C	142	Watts
Power Device Junction Temperature**	Тj	-20 to 150	°C
Control Sector			
Supply Voltage (Applied between V _{P1} -V _{PC} , V _{N1} -V _{NC})	V _D	20	Volts
Supply Voltage (Applied between V _{UFB} -V _{UFS} , V _{VFB} -V _{VFS} , V _{WFB} -V _{WFS})	V _{DB}	20	Volts
Input Voltage (Applied between U _P , V _P , W _P -V _{PC} , U _N , V _N , W _N -V _{NC})	V _{IN}	-0.5 ~ V _D +0.5	Volts
Fault Output Supply Voltage (Applied between F _O -V _{NC})	V _{FO}	-0.5 ~ V _D +0.5	Volts
Fault Output Current (Sink Current at F _O Terminal)	I _{FO}	1	mA
Current Sensing Input Voltage (Applied between C _{IN} -V _{NC})	V _{SC}	-0.5 ~ V _D +0.5	Volts

 $^{^*}$ V $_D$ = 13.5 \sim 16.5V, Inverter Part, T_j = 125 $^\circ$ C, Non-repetitive, Less than 2 μ s

T_C Measurement Point



^{**}The maximum junction temperature rating of the power chips integrated within the DIPIPM is 150°C (@ $T_f \le 100$ °C). However, to ensure safe operation of the DIPIPM, the average junction temperature should be limited to $T_{j(avg)} \le 125$ °C (@ $T_f \le 100$ °C).



PS21A79 Intellimod™ Module **Dual-In-Line Intelligent Power Module** 50 Amperes/600 Volts

Electrical and Mechanical Characteristics, $T_j = 25$ °C unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
IGBT Inverter Sector						
Collector-Emitter Saturation Voltage	V _{CE(sat)}	$I_C = 50A$, $T_j = 25$ °C, $V_D = V_{DB} = 15V$, $V_{IN} = 5V$	_	1.55	2.05	Volts
		$I_C = 50A$, $T_j = 125$ °C, $V_D = V_{DB} = 15V$, $V_{IN} = 5V$	_	1.65	2.10	Volts
Diode Forward Voltage	V _{EC}	$T_j = 25^{\circ}C$, $-I_C = 50A$, $V_{IN} = 0V$	_	1.70	2.20	Volts
Inductive Load Switching Times	t _{on}		1.80	2.40	_	μs
	t _{rr}	$V_{CC} = 300V, V_D = V_{DB} = 15V,$	_	0.30	_	μs
	t _{C(on)}	$I_C = 50A$, $T_j = 125$ °C, $V_{IN} = 0 \Leftrightarrow 5V$,	_	0.40	_	μs
	t _{off}	Inductive Load (Upper-Lower Arm)	_	3.00	_	μs
	t _{C(off)}		_	0.65	_	μs
Collector-Emitter Cutoff Current	I _{CES}	$V_{CE} = V_{CES}, T_j = 25^{\circ}C$	_	_	1.0	mA
		$V_{CE} = V_{CES}, T_j = 125^{\circ}C$	_	_	10	mA
Control Sector						
Circuit Current	I _D	$V_D = V_{DB} = 15V, V_{IN} = 5V,$	_	_	7.00	mA
		Total of V _{P1} -V _{PC} , V _{N1} -V _{NC}				
		$V_D = V_{DB} = 15V, V_{IN} = 5V,$	_	_	0.55	mA
		$V_{UFB}\text{-}V_{UFS}, V_{VFB}\text{-}V_{VFS}, V_{WFB}\text{-}V_{WFS}$				
		$V_D = V_{DB} = 15V, V_{IN} = 0V,$	_	_	7.00	mA
		Total of V _{P1} -V _{PC} , V _{N1} -V _{NC}				
		$V_D = V_{DB} = 15V, V_{IN} = 0V,$	_	_	0.55	mA
		V _{UFB} -V _{UFS} , V _{VFB} -V _{VFS} , V _{WFB} -V _{WFS}				
Fault Output Voltage	V _{FOH}	V_{SC} = 0V, F_O Terminal Pull-up to 5V by $10k\Omega$	4.9	_	_	Volts
	V _{FOL}	V _{SC} = 1V, I _{FO} = 1mA	_	_	0.95	Volts
Input Current	I _{IN}	V _{IN} = 5V	1.0	1.5	2.0	mA
Short-Circuit Trip Level*	I _{SC}	-20°C ≤ T _C ≤ 100°C, V _D = 15V, R _S = 21.5Ω	85.0	_	150.0	Amps
Supply Circuit Undervoltage	UV _{DBt}	Trip Level, T _C ≤ 100°C	10.0	_	12.0	Volts
Protection	UV _{DBr}	Reset Level, T _C ≤ 100°C	10.5	_	12.5	Volts
	UV _{Dt}	Trip Level, T _C ≤ 100°C	10.3	_	12.5	Volts
	UV _{Dr}	Reset Level, T _C ≤ 100°C	10.8	_	13.0	Volts
Fault Output Pulse Width**	t _{FO}	C _{FO} = 22nF	1.0	1.8	_	ms
ON Threshold Voltage	V _{th(on)}	Applied between U _B , V _B , W _P -V _{PC} ,	2.1	2.3	2.6	Volts
OFF Threshold Voltage	V _{th(off)}	U _N , V _N , W _N -V _{NC}	0.8	1.4	2.1	Volts
Temperature Output	V _{OT}	At LVIC Temperature = 85°C	3.50	3.63	3.76	Volts

^{*} Short-Circuit protection is functioning only at the lower arms. Please select the value of the external shunt resistor such that the SC trip level is less than 85A.

^{***}When the temperature rises excessively, the controller (MCU) should stop the DIPIPM.



PS21A79 Intellimod™ Module **Dual-In-Line Intelligent Power Module** 50 Amperes/600 Volts

Thermal Characteristics, $T_j = 25$ °C unless otherwise specified


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Case	R _{th(j-C)Q}	IGBT Part (Per 1/6 Module)	_	_	0.88	°C/Watt
Thermal Resistance Junction to Case	R _{th(j-C)D}	FWDi Part (Per 1/6 Module)	_	_	1.78	°C/Watt

Recommended Conditions for Use

Characteristic	Symbol	Condition	Min.	Тур.	Max.	Units
Supply Voltage	V _{CC}	Applied between P-NU, NV, NW	0	300	400	Volts
Control Supply Voltage	V_{D}	Applied between V _{P1} -V _{PC} , V _{N1} -V _{NC}	13.5	15.0	16.5	Volts
	V_{DB}	Applied between V _{UFB} -V _{UFS} ,	13.0	15.0	18.5	Volts
		V_{VFB} - V_{VFS} , V_{WFB} - V_{WFS}				
Control Supply Variation	ΔV_D , ΔV_{DB}		-1	_	1	V/µs
Arm Shoot-through	t _{DEAD}	For Each Input Signal, T _C ≤ 100°C	2.0	_	_	μs
Blocking Time						
PWM Input Frequency	f _{PWM}	$T_C \le 100^{\circ}C, T_j \le 125^{\circ}C$	_	_	20	kHz
Allowable rms Current*	Io	$V_{CC} = 300V, V_D = 15V,$	_	_	23.6	Arms
		$f_{PWM} = 5kHz, PF = 0.8, Sinusoidal PWM,$				
		$T_j \le 125^{\circ}C, T_C \le 100^{\circ}C$				
		$V_{CC} = 300V, V_D = 15V,$	_	_	13.8	Arms
		$f_{PWM} = 15kHz$, PF = 0.8, Sinusoidal PWM,				
		$T_j \le 125^{\circ}C, T_C \le 100^{\circ}C$				
Minimum Input	P _{WIN(on)} **		0.3	_	_	μs
Pulse Width	P _{WIN(off)***}					
	$I_C \le 50A$	$200 \le V_{CC} \le 350V$, $13.5 \le V_{D} \le 16.5V$,	3.0	_	_	μs
	50 ≤ I _C ≤ 85A	13.5 \leq V _{DB} \leq 18.5V, -20°C \leq T _C \leq 100°C,	5.0	_	_	μs
		N-line Wiring Inductance Less Than 10nH				
V _{NC} Variation	V _{NC}	Between V _{NC} -NU, NV, NW (Including Surge)	-5.0	_	5.0	Volts

^{*} The allowable rms current value depends on the actual application conditions.

Delayed Response Against Shorter Input OFF Signal Than PWIN(off), P-side only




 $\label{eq:solid_line} \mbox{Solid Line} - \mbox{OFF Pulse Width} > \mbox{PWIN(off)} \mbox{: Turn ON time t1}.$ Dotted Line - OFF Pulse Width < PWIN(off): Turn ON time t2.

^{**}If input signal ON pulse is less than P_{WIN(on)}, the device may not respond.
***The IPM may fail to respond to an ON pulse if the preceding OFF pulse is less than P_{WIN(off)}.



PS21A79 Intellimod™ Module **Dual-In-Line Intelligent Power Module** 50 Amperes/600 Volts

Application Circuit



		A
Compone	ent Selection:	
Dsgn.	Typ. Value	Description
D ₁	1A, 600V	Control and boot strap supply overvoltage suppression
DŽ ₁	24V, 1W	Control and boot strap supply over voltage suppression
C ₁	10-100µF, 50V	Boot strap supply reservoir – electrolytic long lifem low impedance, 105°C
C ₂	0.22-2.0µF, 50V	Local decoupling/High frequency noise filters – multilayer ceramic (Note 4)
C_3	200 to 2500µF, 450V	Main DC bus filter capacitor – electrolytic, long life, high ripple current, 105°C
C ₄	100pF, 50V	Optional input signal noise filter – multilayer ceramic (Note 11)
C ₅	0.1-0.22µF, 1000V	Surge voltage suppression (Note 2)
CSF	1000pF, 50V	Short circuit detection filter capacitor – multilayer ceramic
RSF	1.8kΩ	Short circuit detection filter resistor
RSHUNT	20ohm-500ohm	Current sensing resistor
R ₁	1-10Ω	Boot strap supply inrush limiting resistor – non-inductive, temperature stable, tight tolerance (Note 5)
R ₂	330Ω	Optional input signal noise filter (Note 11)
R ₃	10kΩ	Fault signal pull-up resistor (Note 9)

- 1) If control GND is connected to power GND by broad pattern, it may cause malfunction by power GND fluctuation. It is recommended to connect control GND at only a point at which NU, NV, NW are connected to power GND line
- To prevent surge destruction, the wiring between the smoothing capacitor and the P-N1 terminals should be as short as possible. Generally inserting a $0.1\mu \sim 0.22\mu F$ snubber capacitor C_3 between the P-N1 terminals is recommended. The time constant R_1, C_4 of RC filter for preventing the protection circuit malfunction should be selected in the range of $1.5\mu \sim 2\mu s$.
- The time constant η_1 of the line for prevening the protection forcum fundamental monotones besetched in the large of Γ_1 , C_4 . SC interrupting time might vary with the wiring pattern. Tight tolerance, temp-compensated type is recommended for Γ_1 , C_4 . All capacitors should be mounted as close to the terminals of the DIPIPM as possible. $(C_1$: good temperature, frequency characteristics electrolytic type, and C_2 : good temperature, frequency and DC bias characteristic ceramic type are recommended.) It is recommended to insert a Zener diode DZ₁ (24V1W) between each pair of control supply terminals to prevent surge destruction. To prevent erroneous SC protection, the wiring from V_{SC} terminals to $C_{[N]}$ filter should be divided at the point D that is close

- to the terminal of sense resistor and the wiring should be patterned as short as possible.

 For sense resistor, the variation within 1% (including temperature characteristics), low inductance type is recommended.
- 1/8W is recommended, but an evaluation of your system is recommended.


 To prevent erroneous operation, wiring A, B, and C should be as short as possible.
- FO output is open drain type. It should be pulled up to the positive side of 5V or 15V power supply with a resistor that limits F_0^- sink current (IFO) under 1mA. (Over $5.1k\Omega$ is needed and $10k\Omega$ is recommended for 5V supply.)
- 10) Error signal output width (t_{FO}) can be set by the capacitor connected to the C_P0 terminal. t_{FO}(typ) = C_{FO} / 9.1 x 10-6 (s).
 11) Input drive is high-active type. There is a 3.3kΩ pull-down resistor integrated in the IC input circuit. To prevent malfunction, the wiring of each input should be patterned as short as possible. When inserting the RC filter, make sure the input signal level meets the turn-on and turn-off threshold voltage. Thanks to HVIC inside the module, connection to the MCU may be direct or with an opto-coupler



PS21A79 Intellimod™ Module Dual-In-Line Intelligent Power Module 50 Amperes/600 Volts


Protection Function Timing Diagrams

Short Circuit Protection (N-side Only with External Shunt Resistor and RC Filter)



- a1: Normal operation IGBT turns on and carries current.
- a2: Short circuit current is detected (SC trigger).
- a3: All N-side IGBT's gate are hard interrupted.
- a4: All N-side IGBT's turn off.
- a5: F_O output wirh a fixed pulse width (determined by the external capacitance C_{FO}).
- a6: Input "L" IGBT off.
- a7: Input "H" IGBT on, but during the F_O output perid the IGBT will not turn on.
- a8: IGBT turns on when L \rightarrow H signal is input after F $_{O}$ is reset.

Under-Voltage Protection (N-side , UV_D)




- b1: Control supply voltage V_D rises After V_D level reaches under voltage reset level (UV_{Df}), the circuits start to operate when next input is applied.
- b2 : Normal operation IGBT turns on and carries current.
- b3: V_D level dips to under voltage trip level (UV $_{Dt}$).
- b4: All N-side IGBT's turn off in spite of control input condition.
- b5: F_O is low for a minimum period determined by the capacitance C_{FO} but continuously during UV period.
- b6: V_D level reaches UV_{Dr}.
- b7: Normal operation IGBT turns on and carries current.




PS21A79 Intellimod™ Module Dual-In-Line Intelligent Power Module 50 Amperes/600 Volts

Protection Function Timing Diagrams



- c1: Control supply voltage V_{DB} rises After V_{DB} level reaches under voltage reset level (UV $_{DB}$ r), the circuits starts to operate when next input is applied.
- c2: Normal operation IGBT turns on and carries current.
- c3: V_{DB} level dips to under voltage trip level (UV_{DBt}).
- c4: P-side IGBT turns off in spite of control input signal level, but there is no F_O signal output.
- c5: V_{DB} level reaches UV_{DBr}.
- c6: Normal operation IGBT on and carries current.

Typical Interface Circuit



NOTE: RC coupling at each input (parts shown dotted) may change depending on the PWM control scheme used in the application and the wiring impedance of the printed circuit board. The DIPIPM input signal section integrates a $2.5 \mathrm{k}\Omega$ (min) pull-down resistor. Therefore, when using an external filtering resistor, care must be taken to satisfy the turn-on threshold voltage requirement.

Wiring Method Around Shunt Resistor

