

AERO[™] I TRANSCEIVER FOR **GSM** AND **GPRS** WIRELESS COMMUNICATIONS

Features

- Single 8 x 8 mm package
- CMOS process technology
- Integrated GSM/GPRS transceiver including:
 - Low-IF receiver
 - Universal baseband interface
 - Offset-PLL transmitter
 - Dual RF synthesizer
- Integrated VCOs, frequency synthesizers, and tuning inductors


Applications


- Multi-band GSM/GPRS digital cellular handsets
- Multi-band GSM/GPRS wireless data modems

Description


The Aero I transceiver is a complete RF front end for multi-band GSM and GPRS wireless communications. The transmit section interfaces between the baseband processor and the power amplifier. The receive section interfaces between the RF band-select SAW filters and the baseband processor. All sensitive components, such as RF/IF VCOs, loop filters, and tuning inductors, are completely integrated into a single compact package.

Functional Block Diagram





- GSM 850 Class 4, small MS
- E-GSM 900 Class 4, small MS
- DCS 1800 Class 1
- PCS 1900 Class 1
- GPRS Class 12 compliant
- 3-wire serial interface
- 2.7 V to 3.0 V operation



Patents pending



TABLE OF CONTENTS

Section

<u>Page</u>

Electrical Specifications	
Bill of Materials	
Functional Description	6
Receiver	7
Transmitter	8
Frequency Synthesizer	9
Serial Interface	0
XOUT Buffer	0
2 Control Registers	1
Pin Descriptions: Si4205-BM	3
Ordering Guide	4
Package Outline: Si4205-BM	
Document Change List	
Contact Information	

Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit				
Ambient Temperature	T _A		-20	25	85	°C				
DC Supply Voltage	V_{DD}		2.7	2.85	3.0	V				
Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at 2.85 V and an operating temperature of 25 °C unless otherwise stated. Parameters are tested in production unless otherwise stated.										

Table 2. Absolute Maximum Ratings^{1,2}

Parameter	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	–0.5 to 3.3	V
Input Current ³	l _{iN}	±10	mA
Input Voltage ³	V _{IN}	–0.3 to (V _{DD} + 0.3)	V
Operating Temperature Range	T _{OP}	-40 to 95	°C
Storage Temperature Range	T _{STG}	–55 to 150	°C
RF Input Level ⁴		10	dBm

Notes:

1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. The Si4205 device is high-performance RF integrated circuit with an ESD rating of < 2 kV. Handling and assembly of this device should only be done at ESD-protected workstations.

3. For signals SCLK, SDI, SEN, PDN, XEN, and XIN.

4. At SAW filter output for all bands.



Table 3. DC Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Current ¹	I _{RX}	Receive mode		80	111	mA
	I _{TX}	Transmit mode	—	82	107	mA
	I _{XOUT}	PDN = 0, XEN = 1	—	1	2	mA
	I _{PDN}	PDN = 0, XEN = 0, XBUF = 0, XPD1 = 1		5	80	μA
High Level Input Voltage ²	V _{IH}		$0.7 V_{DD}$	_	_	V
Low Level Input Voltage ²	V _{IL}		—	_	$0.3 V_{\text{DD}}$	V
High Level Input Current ²	I _{IH}	V _{IH} = V _{DD} = 3.0 V	-10		10	μA
Low Level Input Current ²	I _{IL}	V _{IL} = 0 V, V _{DD} = 3.0 V	-10	—	10	μA
High Level Output Voltage ³	V _{OH}	I _{OH} = –500 μA	V _{DD} -0.4	_	—	V
Low Level Output Voltage ³	V _{OL}	I _{oL} = 500 μA		_	0.4	V
High Level Output Voltage ⁴	V _{OH}	I _{OH} = -10 mA	V _{DD} -0.4			V
Low Level Output Voltage ⁴	V _{OL}	I _{OL} = 10 mA		_	0.4	V

Notes:

Measured with load on XOUT pin of 10 pF and f_{REF} = 13 MHz. Limits with XEN = 1 guaranteed by characterization.
 For pins SCLK, SDI, SEN, XEN, and PDN.
 For pins SDO, XOUT.

4. For pins DIAG1, DIAG2.



Table 4. AC Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Cycle Time	t _{CLK}	Figures 1, 3	35		_	ns
SCLK Rise Time	t _R	Figures 1, 3		_	50	ns
SCLK Fall Time	t _F	Figures 1, 3		_	50	ns
SCLK High Time	t _{HI}	Figures 1, 3	10		—	ns
SCLK Low Time	t _{LO}	Figures 1, 3	10	_	—	ns
PDN Rise Time	t _{PR}	Figure 2		—	10	ns
PDN Fall Time	t _{PF}	Figure 2			10	ns
SDI Setup Time to SCLK [↑]	t _{su}	Figure 3	15		—	ns
SDI Hold Time from SCLK↑	t _{HOLD}	Figure 3	10	—	—	ns
$\overline{SEN} \downarrow$ to $SCLK \uparrow$ Delay Time	t _{EN1}	Figure 3	10	_	—	ns
SCLK↑ to SEN↑ Delay Time	t _{EN2}	Figures 3, 4	12	_	—	ns
SEN [↑] to SCLK [↑] Delay Time	t _{EN3}	Figures 3, 4	12	—	—	ns
SEN Pulse Width ¹	t_{W1}, t_{W3}	Figures 3, 4	10	—	—	ns
		DGAIN bits only	130		—	μS
	t _{w2}	Option 2 only	10	—	—	ns
SCLK↓ to SDO Time	t _{CA}	Figure 4			27	ns
Digital Input Pin Capacitance ²					5	pF
XIN Input Resistance ³	R _{XIN}		10	15	20	kΩ
XIN Input Capacitance ³	C _{XIN}		7	10	14	pF
XIN Input Sensitivity ³	V _{REF}		0.5	_	_	V _{PP}
XIN Input Frequency ^{3,4}	f _{REF}	XSEL = 0, DIV2 = 0	_	13	_	MHz
		XSEL = 1, DIV2 = 1		26	_	MHz

Notes:

6

 Two programming options are allowed for SEN. Either option may be used. In both cases, the SEN pulse width must be at least 10 ns after writing all registers except after DGAIN is written. After DGAIN is written, SEN must be held high for at least 130 μs. See <u>"AN5</u>0: Aero Transceiver Programming Guide."

2. For pins SCLK, SDI, $\overline{\text{SEN}}$, XEN, and $\overline{\text{PDN}}$.

3. For XIN pin.

4. The XSEL and DIV2 bits control internal divide-by-two circuits and do not effect the XOUT pin.







Figure 1. SCLK Timing Diagram








Figure 3. Serial Interface Write Timing Diagram




Table 5. Receiver Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
GSM Input Frequency ¹	f _{IN}	GSM 850 band	869		894	MHz
		E-GSM 900 band	925		960	MHz
DCS or PCS Input Frequency ¹		DCS 1800 band	1805		1880	MHz
		PCS 1900 band	1930		1990	MHz
Noise Figure at 25 °C ^{2,3}	NF ₂₅	GSM 850 band		2.9	3.8	dB
		E-GSM 900 band	_	3.0	3.9	dB
		DCS 1800 band		3.3	4.1	dB
		PCS 1900 band		3.7	4.5	dB
Noise Figure at 75 °C ^{2,3}	NF ₇₅	GSM 850 band	—	3.6	4.5	dB
		E-GSM 900 band	_	3.7	4.6	dB
		DCS 1800 band	_	4.2	5.0	dB
		PCS 1900 band	_	4.9	5.7	dB
Noise Figure at 85 °C ^{2,3}	NF ₈₅	GSM 850 band		3.7	4.6	dB
		E-GSM 900 band	_	3.8	4.7	dB
		DCS 1800 band	—	4.6	5.4	dB
		PCS 1900 band	_	5.2	6.0	dB
3 MHz Input Desensitization ^{2,3,4}	DES_3	GSM input	-25	-21	—	dBm
		DCS/PCS inputs	-28	-25	_	dBm
20 MHz Input Desensitization ^{2,3,4}	DES ₂₀	GSM input	-21	–16	—	dBm
		DCS/PCS inputs	–19	–15		dBm
Input IP2 ²	IP2	$ f_{1,2} - f_0 \ge 6 \text{ MHz}, \ f_2 - f_1 = 100 \text{ kHz}$	29	40	_	dBm
Input IP3 ²	IP3	$ f_2 - f_1 \ge 800 \text{ kHz}, \\ f_0 = 2f_1 - f_2$	–18	–12	_	dBm
Image Rejection ^{2,4}	IR	GSM Input	28	35		dB
		DCS/PCS Inputs	28	40		dB
1 dB Input Compression ^{2,5}	CP _{MAX}	GSM Input	-28	-23	_	dBm
		DCS/PCS inputs	-27	-22		dBm
1 dB Input Compression ^{2,6}	CP _{MIN}	GSM Input	-23	-18		dBm
		DCS/PCS inputs	-23	-18	_	dBm
Minimum Voltage Gain ^{2,6,7}	G _{MIN}	GSM input	3	8.5	12.5	dB
		DCS/PCS inputs	10	15.5	19.5	dB
Maximum Voltage Gain ^{2,7}	G _{MAX}	GSM input	100	104	109	dB
		DCS/PCS inputs	96	102	107	dB
LNA Voltage Gain ^{3,8}	G _{LNA}	GSM input		17		dB
		DCS/PCS inputs		15	—	dB
LNA Gain Control Range	ΔG_{LNA}	GSM input	13	17	21	dB
		DCS/PCS inputs	4	8	12	dB



Table 5. Receiver Characteristics (Continued)

(V_{DD} = 2.7 to 3.0 V, T_A = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Analog PGA Control Range	ΔG_{APGA}		13	16	19	dB
Analog PGA Step Size			3.2	4.0	4.8	dB
Digital PGA Control Range	ΔG_{DPGA}			63		dB
Digital PGA Step Size				1		dB
Maximum Differential Output Voltage ⁹		DACFS[1:0] = 00	0.7	1.0	1.3	V _{PPD}
		DACFS[1:0] = 01	1.5	2.0	2.5	V _{PPD}
		DACFS[1:0] = 10	2.6	3.5	4.4	V _{PPD}
Output Common Mode Voltage ⁹		DACCM[1:0] = 00	0.8	1.0	1.2	V
		DACCM[1:0] = 01	1.05	1.25	1.45	V
		DACCM[1:0] = 10	1.15	1.35	1.55	V
Differential Output Offset Voltage ^{9,10,11}				—	16	mV
Differential Output Offset Voltage Drift ^{9,10,11}			—	_	5	mV
Baseband Gain Error ^{9,11}					1	%
Baseband Phase Error ^{9,11}					1	deg
Output Load Resistance ⁹	RL	Single-ended	10			kΩ
Output Load Capacitance ⁹	CL	Single-ended		_	10	pF
Group Delay ¹²		CSEL = 0	—	_	22	μS
		CSEL = 1		_	16	μS
Differential Group Delay ¹²		CSEL = 0		_	1.5	μS
		CSEL = 1	—	_	1	μS
Powerup Settling Time ^{3,13}		From powerdown		200	220	μS

Notes:


- 1. GSM input pins RFIGP and RFIGN. DCS input pins RFIDP and RFIDN. PCS input pins RFIPP and RFIPN.
- **2.** Measurement is performed with a 2:1 balun (50 Ω input, 200 Ω balanced output) and includes matching network and PCB losses. Measured at max gain (AGAIN[2:0] =100_b, LNAG[1:0] = 01_b, LNAC[1:0] = 01_b) unless otherwise noted. Noise figure measurements are referred to 290 °K. Insertion loss of the balun is removed.
- 3. Specifications guaranteed by characterization using LQW15AN series matching inductors.
- 4. Input signal at balun is -102 dBm. SNR at baseband output is 9 dB.
- 5. AGAIN[2:0]=min=000_b, LNAG[1:0] = max=01_b, LNAC[1:0] =max=01_b.
- **6.** AGAIN[2:0]=min=000^b, LNAG[1:0] = min=00^b, LNAC[1:0] = min=00^b.
- 7. Voltage gain is defined as the differential rms voltage at the RXIP/RXIN pins or RXQP/RXQN pins divided by the rms voltage at the balun input with DACFS[1:0] = 01 and CSEL = 1. Gain is 1.5 dB higher with CSEL = 0. Minimum and maximum values do not include the variation in the DAC full scale voltage (also see Maximum Differential Output Voltage specification).
- 8. Voltage gain is defined as the differential rms voltage at the LNA output divided by the rms voltage at the balun output.
- **9.** Output pins RXIP, RXIN, RXQP, RXQN.
- **10.** Specified as root sum square: $\sqrt{(RXIP RXIN)^2 + (RXQP RXQN)^2}$. Drift specification applies to dc offset

calibration and is guaranteed by characterization. See ZERODEL[2:0] in the register description.

- **11.** The baseband signal path is entirely digital. Gain, phase, and offset errors at the baseband outputs are because of the D/A converters. Offsets can be measured and calibrated out. See ZERODEL[2:0] in the register description.
- 12. Group delay is measured from antenna input to baseband outputs. Differential group delay is measured in-band.
- **13.** Includes settling time of the frequency synthesizer. Settling to 5 degrees phase error measured at RXIP, RXIN, RXQP, and RXQN pins.



Downloaded from Elcodis.com electronic components distributor









Figure 6. Receive Path Passband Magnitude Response (CSEL = 0 and CSEL = 1)





10

Table 6. Transmitter Characteristics

(V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RFOG Output Frequency ¹		GSM 850 band	824	_	849	MHz
		E-GSM 900 band	880	_	915	MHz
RFOD Output Frequency ²		DCS 1800 band	1710		1785	MHz
		PCS 1900 band	1850	_	1910	MHz
I/Q Differential Input Swing ^{3,4}			0.88	_	2.2	V _{PPD}
I/Q Input Common-Mode ³			1.1	_	1.4	V
I/Q Differential Input Resistance ^{3,4}		BBG[1:0] = 11 _b	26	30	35	kΩ
		BBG[1:0] = 00 _b	22	25	29	kΩ
		BBG[1:0] = 01 _b	17	20	23	kΩ
		Powered down		Hi-Z		kΩ
I/Q Input Capacitance ^{3,5}					5	pF
I/Q Input Bias Current ³			13	16	19	μA
Sideband Suppression		67.7 kHz sinusoid		-46	-34	dBc
Carrier Suppression		67.7 kHz sinusoid	_	-48	-33	dBc
IM3 Suppression		67.7 kHz sinusoid		-57	-50	dBc
Phase Error ⁵			_	1.9	3.0	o rms
			_	5	10	° PEAK
TXVCO Pushing ^{1,2}		Open loop	_	100	_	kHz/V
TXVCO Pulling ^{1,2}		VSWR 2:1, all phases, open loop	_	200	_	kHz _{PP}
RFOG Output Modulation Spectrum ^{1,6}		400 kHz offset		-65	-63	dBc
		1.8 MHz offset		-70	-68	dBc
RFOD Output Modulation Spectrum ^{2,6}		400 kHz offset		-65	-63	dBc
		1.8 MHz offset		-70	-65	dBc
RFOG Output Phase Noise ^{1,5,7}		10 MHz offset	_	-160	-155	dBc/Hz
		20 MHz offset		-166	-164	dBc/Hz
RFOD Output Phase Noise ^{2,5,7}		20 MHz offset		-163	-157	dBc/Hz
RFOG Output Power Level ¹		Z _L = 50 Ω	7	9	11	dBm
RFOD Output Power Level ²		Z _L = 50 Ω	6	8	10	dBm



Table 6. Transmitter Characteristics (Continued)

(V_DD = 2.7 to 3.0 V, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF Output Harmonic Suppression ^{1,2}		2nd harmonic	—	_	-20	dBc
		3rd harmonic	—	—	-10	dBc
Powerup Settling Time ^{5,8}		From powerdown	—	_	150	μS

Notes:

- **1.** Measured at RFOG pin.
- 2. Measured at RFOD pin.
- **3.** Input pins TXIP, TXIN, TXQP, and TXQN.
- 4. Differential Input Swing is programmable with the BBG[1:0] bits in register 04h. Program these bits to the closest appropriate value. The I/Q Input Resistance scales inversely with the BBG[1:0] setting.
- 5. Specifications guaranteed by characterization.
- 6. Measured with pseudo-random pattern. Carrier power and noise power < 1.8 MHz measured with 30 kHz RBW. Noise power ≥ 1.8 MHz measured with 100 kHz RBW.
- 7. Measured with all 1s pattern.
- 8. Including settling time of the frequency synthesizer. Settling time measured at the RFOD and RFOG pins to 0.1 ppm frequency error.




Table 7. Frequency Synthesizer Characteristics (V_{DD} = 2.7 to 3.0 V, T_A = -20 to 85 $^\circ C$)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
RF1 VCO Frequency ¹	f _{RF1}	GSM 850 band	1737.8	_	1787.8	MHz
		E-GSM 900 band	1849.8		1919.8	MHz
		DCS 1800 band	1804.9		1879.9	MHz
		PCS 1900 band	1929.9		1989.9	MHz
RF2 VCO Frequency ¹	f _{RF2}	GSM 850 band	1272	_	1297	MHz
		E-GSM 900	1279		1314	MHz
		DCS 1800 band	1327	_	1402	MHz
		PCS 1900 band	1423	_	1483	MHz
IF VCO Frequency ¹	f _{IF}	GSM 850 band	—	896	—	MHz
		E-GSM 900 band 880–895 MHz 900–915 MHz	_	798	_	MHz
		E-GSM 900 band 895–900 MHz		790	_	MHz
		DCS 1800 band	_	766	_	MHz
		PCS 1900 band		854		MHz
RF1 PLL Phase Detector Update Frequency	f_{ϕ}	GSM input, RFUP = 0	—	200	_	kHz
		DCS/PCS inputs, RFUP = 1	_	100	_	kHz
IF and RF2 PLL Phase Detector Update Frequency	f_{ϕ}		_	200	_	kHz
RF1 VCO Pushing ²		Open Loop	_	500	_	kHz/V
RF2 VCO Pushing ²			_	400	_	kHz/V
IF VCO Pushing ²			_	300	—	kHz/V
RF1 VCO Pulling ²		VSWR = 2:1,	_	400	—	kHz _{PP}
RF2 VCO Pulling ²		all phases, open loop	_	100	_	kHz _{PP}
IF VCO Pulling ²			_	100	—	kHz _{PP}
RF1 PLL Phase Noise ²		3 MHz offset	_	-144	-138	dBc/Hz
RF2 PLL Phase Noise ²		400 kHz offset	_	-126	-121	dBc/Hz
IF PLL Phase Noise ²		400 kHz offset	_	-128	-123	dBc/Hz
RF1 PLL Spurious ²		3 MHz offset	_	-95	-83	dBc
RF2 PLL Spurious ²		400 kHz offset	_	-80	-75	dBc
IF PLL Spurious ²		400 kHz offset	_	-80	-70	dBc
Notes:		1	+		l	

For the GSM input, the RF1 VCO is divided by two. During transmit, the IF VCO is divided by two.
 Specifications are guaranteed by characterization.



Typical Application Schematic



Notes:

- 1. Connect pads on bottom of U1 to GND.
- 2. See "AN92: Aero™ I/Aero™ I+ Transceiver PCB Layout Guidelines" for details on the following:
- LNA matching network (C1–C6, L1–L3). Values should be custom tuned for a specific PCB layout and SAW filter to
 optimize performance.
- Differential traces between the SAW filters (Z1–Z3) and transceiver (U1) pins 16–21.
- Detailed SAW filter requirements.
- 3. For the XIN input, no external ac coupling is required.
- 4. For optimum performance, connect pin 31 to ground plane of power amplifier through several vias close to pin.



Bill of Materials

Component	Value/Description	Supplier(s)
C1–C2	1.2 pF, ±0.1 pF, C0G (GSM 850 and E-GSM 900)	Murata GRM36C0G series Venkel C0402C0G500 series
C3–C4	1.2 pF, ±0.1 pF, C0G (DCS 1800)	Murata GRM36C0G series Venkel C0402C0G500 series
C5–C6	1.5 pF, ±0.1 pF, C0G (PCS 1900)	Murata GRM36C0G series Venkel C0402C0G500 series
C7	22 nF, ±20%, Z5U	
C8	10 pF, ±20%, C0G	
L1	24 nH, ±2%	Murata LQG15HN series (0402 size) Murata LQW15AN series (0402 size)
L2	6.8 nH, ±0.2 nH	Murata LQG15HN series (0402 size) Murata LQW15AN series (0402 size)
L3	5.6 nH, ±0.2 nH	Murata LQG15HN series (0402 size) Murata LQW15AN series (0402 size)
R1	100 Ω, ±5%	
U1	GSM/GPRS Transceiver	Silicon Laboratories Si4205
Z1	GSM 850 RX SAW Filter (150 Ω balanced output)	Epcos B39881-B9001-C710 (5-pin, 1.4 x 2.0 mm) Epcos B39881-B9004-E710 (6-pin, 1.6 x 2.0 mm) Murata SAFEK881MFL0T00R00 (6-pin, 1.6 x 2.0 mm)
	E-GSM 900 RX SAW Filter (150 Ω balanced output)	Epcos B39941-B7820-C710 (5-pin, 1.4 x 2.0 mm) Epcos B39941-B9017-K310 (6-pin, 1.6 x 2.0 mm) Murata SAFEK942MFM0T00R00 (6-pin, 1.6 x 2.0 mm)
Z2	DCS 1800 RX SAW Filter (150 Ω balanced output)	Epcos B39182-B7821-C710 (5-pin, 1.4 x 2.0 mm) Epcos B39182-B9013-K310 (6-pin, 1.6 x 2.0 mm) Murata SAFEK1G84FA0T00R00 (6-pin, 1.6 x 2.0 mm)
Z3	PCS 1900 RX SAW Filter (150 Ω balanced output)	Epcos B39202-B7825-C710 (5-pin, 1.4 x 2.0 mm) Epcos B39202-B9020-K310 (6-pin, 1.6 x 2.0 mm) Murata SAFEK1G96FA0T00R00 (6-pin, 1.6 x 2.0 mm)

Functional Description




Figure 8. Aero I Transceiver Block Diagram

The Aero I transceiver is the industry's most integrated RF front end for multi-band GSM/GPRS digital cellular handsets and wireless data modems. The highly integrated solution eliminates the IF SAW filter, external low noise amplifiers (LNAs) for three bands, transmit and RF voltage controlled oscillator (VCO) modules, and more than 70 other discrete components found in conventional designs.

The high level of integration obtained through highperformance packaging and fine line CMOS process technology results in a solution with 50% less area and 80% fewer components than competing solutions. A triple-band GSM transceiver using the Aero I transceiver can be implemented with 15 components in less than 1.2 cm² of board area. This level of integration is an enabling force in lowering the cost, simplifying the design and manufacturing, and shrinking the form factor in next-generation GSM/GPRS voice and data terminals.

The receive section uses a digital low-IF architecture that avoids the difficulties associated with direct conversion while delivering lower solution cost and reduced complexity. The baseband interface is

compatible with any supplier's baseband subsystem.

The transmit section is a complete up-conversion path from the baseband subsystem to the power amplifier, and uses an offset phase-locked loop (PLL) with a fully integrated transmit VCO. The frequency synthesizer uses Silicon Laboratories' proven technology, which includes integrated RF and IF VCOs, varactors, and loop filters.

The unique integer-N PLL architecture produces a transient response that is superior in speed to fractional-N architectures without suffering the high phase noise or spurious modulation effects often associated with those designs. This fast transient response makes the Aero I transceiver well suited to GPRS multi-slot applications where channel switching and settling times are critical.

While conventional solutions use BiCMOS or other bipolar process technologies, the Aero I transceiver employs 100% CMOS process. This brings the dramatic cost savings and extensive manufacturing capacity of CMOS to the GSM market.



16

Receiver




Figure 9. Receiver Block Diagram

The Aero I transceiver uses a low-IF receiver architecture which allows for the on-chip integration of the channel selection filters, eliminating the external RF image reject filters and the IF SAW filter required in conventional superheterodyne architectures. Compared to a direct-conversion architecture, the low-IF architecture has a much greater degree of immunity to dc offsets, which can arise from RF local oscillator (RFLO) self-mixing, 2nd-order distortion of blockers, and device 1/f noise. This relaxes the common-mode balance requirements on the input SAW filters, and simplifies PC board design and manufacturing.

Three differential-input LNAs are integrated. The GSM input supports the GSM 850 (869–894 MHz) or E-GSM 900 (925–960 MHz) bands. The DCS input supports the DCS 1800 (1805–1880 MHz) band. The PCS input supports the PCS 1900 (1930–1990 MHz) band. For quad-band designs, SAW filters for the GSM 850 and E-GSM 900 bands should be connected to a balanced combiner which drives the GSM input for both bands.

The LNA inputs are matched to the 150 Ω balancedoutput SAW filters through external LC matching networks. The LNA gain is controlled with the LNAG[1:0] and LNAC[1:0] bits in register 05h.

A quadrature image-reject mixer downconverts the RF signal to a 100 kHz intermediate frequency (IF) with the RFLO from the frequency synthesizer. The RFLO frequency is between 1737.8 to 1989.9 MHz, and is internally divided by 2 for GSM 850 and E-GSM 900 modes. The mixer output is amplified with an analog programmable gain amplifier (PGA), which is controlled

with the AGAIN[2:0] bits in register 05h. The quadrature IF signal is digitized with high resolution A/D converters (ADCs).

The ADC output is downconverted to baseband with a digital 100 kHz quadrature LO signal. Digital decimation and IIR filters perform channel selection to remove blocking and reference interference signals. The response of the IIR filter is programmable to a high selectivity setting (CSEL = 0) or a low selectivity setting (CSEL = 1). The low selectivity filter has a flatter group delay response which may be desirable where the final channelization filter is in the baseband chip. After channel selection, the digital output is scaled with a digital PGA, which is controlled with the DGAIN[5:0] bits in register 05h.

The LNAG[1:0], LNAC[1:0], AGAIN[2:0] and DGAIN[5:0] bits must be set to provide a constant amplitude signal to the baseband receive inputs. See "AN51: Aero Transceiver AGC Strategy" for more details.

DACs drive a differential analog signal onto the RXIP, RXIN, RXQP, and RXQN pins to interface to standard analog-input baseband ICs. No special processing is required in the baseband for offset compensation or extended dynamic range. The receive and transmit baseband I/Q pins can be multiplexed together into a 4wire interface. The common mode level at the receive I and Q outputs is programmable with the DACCM[1:0] bits, and the full scale level is programmable with the DACFS[1:0] bits in register 12h.



Downloaded from Elcodis.com electronic components distributor

Transmitter




Figure 10. Transmitter Block Diagram

The transmit (TX) section consists of an I/Q baseband upconverter, an offset phase-locked loop (OPLL) and two output buffers that can drive external power amplifiers (PA), one for the GSM 850 (824 to 849 MHz) and E-GSM 900 (880 to 915 MHz) bands and one for the DCS 1800 (1710 to 1785 MHz) and PCS 1900 (1850 to 1910 MHz) bands. The OPLL requires no external duplexer to attenuate transmitter noise or spurious signals in the receive band, saving both cost and power. Additionally, the output of the transmit VCO (TXVCO) is a constant-envelope signal that reduces the problem of spectral spreading caused by non-linearity in the PA.

A quadrature mixer upconverts the differential in-phase (TXIP, TXIN) and quadrature (TXQP, TXQN) signals with the IFLO to generate a SSB IF signal that is filtered and used as the reference input to the OPLL. The IFLO frequency is generated between 766 and 896 MHz and internally divided by 2 to generate the quadrature LO signals for the quadrature modulator, resulting in an IF between 383 and 448 MHz. For the E-GSM 900 band, two different IFLO frequencies are required for spur management. Therefore, the IF PLL must be programmed per channel in the E-GSM 900 band. The IFLO frequencies are defined in Table 7 on page 13.


The OPLL consists of a feedback mixer, a phase detector, a loop filter, and a fully integrated TXVCO. The TXVCO is centered between the DCS 1800 and PCS 1900 bands, and its output is divided by 2 for the GSM 850 and E-GSM 900 bands. The RFLO frequency is generated between 1272 and 1483 MHz. To allow a single VCO to be used for the RFLO, high-side injection is used for the GSM 850 and E-GSM 900 bands, and


low-side injection is used for the DCS 1800 and PCS 1900 bands. The I and Q signals are automatically swapped when switching bands. Therefore, there is no need for the customer to externally swap the I and Q signals. However, for additional layout flexibility, the SWAP bit in register 03h can be used to manually exchange the I and Q signals.

Low-pass filters before the OPLL phase detector reduce the harmonic content of the quadrature modulator and feedback mixer outputs. The cutoff frequency of the filters is programmable with the FIF[3:0] bits in register 04h, and should be set to the recommended settings detailed in the register description.



Frequency Synthesizer





The Aero I transceiver integrates two complete PLLs including VCOs, varactors, resonators, loop filters, reference and VCO dividers, and phase detectors. The RF PLL uses two multiplexed VCOs. The RF1 VCO is used for receive mode, and the RF2 VCO is used for transmit mode. The IF PLL is used only during transmit mode. All VCO tuning inductors are also integrated.

The IF and RF output frequencies are set by programming the N-Divider registers, N_{RF1} , N_{RF2} and N_{IF} . Programming the N-Divider register for either RF1 or RF2 automatically selects the proper VCO. The output frequency of each PLL is as follows:

$$f_{OUT} = N \times f_{\phi}$$

The DIV2 bit in register 31h controls a programmable divider at the XIN pin to allow either a 13 or 26 MHz reference frequency. For receive mode, the RF1 PLL phase detector update rate (f_{φ}) should be programmed f_{φ} = 100 kHz for DCS 1800 or PCS 1900 bands, and f_{φ} = 200 kHz for GSM 850 and E-GSM 900 bands. For transmit mode, the RF2 and IF PLL phase detector update rates are always f_{φ} =200 kHz.



Serial Interface

A three-wire serial interface is provided to allow an external system controller to write the control registers for dividers, receive path gain, powerdown settings, and other controls. The serial control word is 24 bits in length, comprised of an 18-bit data field and a 6-bit address field as shown in Figure 12.




Figure 12. Serial Interface Format

All registers must be written when the PDN pin is asserted (low), except for register 22h. All serial interface pins should be held at a constant level during receive and transmit bursts to minimize spurious emissions. This includes stopping the SCLK clock. A timing diagram for the serial interface is shown in Figure 3 on page 7.

When the serial interface is enabled (i.e., when SEN is low), data and address bits on the SDI pin are clocked into an internal shift register on the rising edge of SCLK. Data in the shift register is then transferred on the rising edge of SEN into the internal data register addressed in the address field. The internal shift register ignores any leading bits before the 24 required bits. The serial interface is disabled when SEN is high.

Optionally, registers can be read as illustrated in Figure 4 on page 7. The serial output data appears on the SDO pin after writing the revision register with the address to be read. Writing to any of the registers causes the function of SDO to revert to its previously programmed function.

XOUT Buffer

The Aero I transceiver contains a reference clock buffer to drive the baseband input. The clock signal from the VC-TCXO is capacitively coupled to the XIN pin. The clock signal is not divided with the XSEL control.

The XOUT buffer is a CMOS driver stage with approximately 250Ω of series resistance. This buffer is enabled when the XEN hardware control (pin 26 on the Si4205) is set high, independent of the PDN control pin. To achieve complete powerdown during sleep, the XEN pin must be set low, the XBUF bit in Register 12 must be set to zero, and the XPD1 bit in Register 11 must be set to one. During normal operation, these bits should be set to their default values.



Control Registers

						. Cak		nog		Juin	Bit								
Reg	Name			r	1		1		1	E	bit		1	1	1		T	T	
1.0		D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
01h	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RESET
02h	Mode	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AUTO	MOE	DE[1:0]
03h	Config	0	0	0	0	DIAG	6[1:0]	SWAP	0	0	0	TXBAN	ND[1:0]	RXBA	RXBAND[1:0] 0 0		1	0	
04h	Transmit	0	0	0	0	0	0	0	1	BBG	[1:0]		FIF	3:0] 0 0			0	0	
05h	Receive	0	0	0	0			DGAI	N[5:0]			0	A	GAIN[2:	0]	LNA	C[1:0]	LNA	.G[1:0]
11h	Config	0	0	0	0	0)PDS[2:()]	XPD1	1	XSEL	0	1	0	1	0	0	0	CSEL
12h	DAC Config	0	0	0	0	0	0	0	1	XBUF	0	ZDBS	ZE	RODEL[2:0] DACCM[1:				DAC	FS[1:0]
19h	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20h	RX Master #1	RXBA	ND[1:0]		N _{RF1} [15:0]														
21h	RX Master #2	0	0)PDS[2:0)]	LNA	C[1:0]	LNA	G[1:0]	A	GAIN[2:	0]	0	DGAIN[5:0]					
22h	RX Master #3	0	0	0	0	0	0	0	0	0	0	0	0			DGA	IN[5:0]		
23h	TX Master #1	TXBA	ND[1:0]								N _{RF2}	2[15:0]							
24h	TX Master #2		FIF	[3:0]								N _{IF}	[13:0]						
31h	Config	0	0	0		SDOS	EL[3:0]		0	0	0	0	0	0	RFUP	DIV2	0	0	1
32h	Powerdown	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDIB	PDRB
33h	RF1 N Divider	0	0								N _{RF1}	[15:0]							
34h	RF2 N Divider	0	0								N _{RF2}	2[15:0]							
35h	IF N Divider	0	0								N _{IF} [[15:0]							
3Ah	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1
3Eh	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
3Fh	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Table 8. Register Summary

Notes:

1. Any register not listed here is reserved and should not be written. Writing to reserved registers may result in unpredictable behavior.

2. Master registers 20h to 24h simplify programming the Aero I to support initiation of receive (RX) and transmit (TX) operations with only two register writes.

3. See "AN50: Aero Transceiver Programming Guide" for detailed instructions on register programming.



Register 01h. Reset

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RESET
Bit	:		Na	ame								Funct	tion					
17:	1		Res	erved		Pr	ogram	n to ze	ro.									
0			RE	SET		0 : 1 :	= Rese ote: Se w	mal op et all r	egiste ntrol R o 0 twie	ers to c egister	default rs" on p	bage 2	1 for m					nust be gisters

Register 02h. Mode Control

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AUTO	MOD	E[1:0]

Bit	Name	Function
17:3	Reserved	Program to zero.
2	AUTO	Automatic Mode Select. 0 = Manual. Mode is controlled by MODE[1:0] bits (default). 1 = Automatic. Last register write to N _{RF1} implies RX mode; Last register write to N _{RF2} implies TX mode. MODE[1:0] bits are ignored.
1:0	MODE[1:0]	Transmit/Receive/Cal Mode Select.00 = Receive mode (default).01 = Transmit mode.10 = Calibration mode.11 = Reserved.Note: These bits are valid only when AUTO = 0.

Note: Calibration must be performed each time the power supply is applied. To initiate the calibration mode, set MODE[1:0] = 10 and pulse the PDN pin high for at least 150 μ s.



Register 03h. Configuration

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	DIAG	6[1:0]	SWAP	0	0	0	TXBAN	ND[1:0]	RXBA	ND[1:0]	0	0	1	0
Bit	:		Na	ame							F	unct	ion					
17:1	4		Res	erved		Pro	ogram	to ze	ſO.									
13:1	2		DIA	G[1:0]		00 01 10 11	= = = te: Th	DI LC LC HI HI nese pi ust be	AG1 OW OW GH GH ns can progra	be use mmed desirec	DIA LO\ HIG LO\ HIG ed to co with th	W (de GH W GH on <u>trol</u> e PDN	antenn I pin is	zero	The DI	AG1 <u>/D</u>	<u>IA</u> G2 p	oins
11			SV	WAP		0 =	ansm i = Norn	i t I/Q S nal (de	Swap. efault)									
10:8	3		Res	erved		Pro	ogram	to ze	ſ0.									
7:6	i		TXBA	ND[1:	0]	00 01 10	= GS = DC = PC	it Ban M 850 S 180 S 1900 Served	or E- 0. 0.	ect. GSM S	900 (d	efault).					
5:4			RXBA	ND[1:	0]	00 01 10	= GS = DC = PC	Band M inpu S inpu S inpu served	ut (def it. t.									
3:2	2		Res	erved		Pro	ogram	to ze	ſ0.									
1			Res	erved		Pro	ogram	to on	e.									
0			Res	erved		Pro	ogram	to ze	ro.									



Register 04h. Transmit Control

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	1	BBG	6[1:0]		FIF	[3:0]	<u> </u>	0	0	0	0
Bit	t		Na	ame								Funct	ion					
17:1	1		Res	erved		Pr	ogram	to ze	ro.									
10			Res	erved		Pr	ogram	n to on	e.									
9:8	3		BB	G[1:0]											egister	to the		
7:4			FIF	[3:0]		nearest value. TX IF Filter Cutoff Frequency. 0111 = Use for GSM 850, E-GSM 900 and PCS 1900 bands.0110 = Use for DCS 1800 band.												
3:0)		Res	erved	Note: Use the recommended setting for each band. Other settings reserved. I Program to zero.													



Register 05h. Receive Gain

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0			DGAI	N[5:0]			0	A	AGAIN[2:()]	LNAC	C[1:0]	LNAC	G[1:0]
Bit	:		Na	ame							F	Funct	ion					
17:1	4		Res	erved		Pro	ogram	to zer	ю.									
13:8	8		DGA	IN[5:0]	001 011 3F	h = 0 0 h = 1 0 h = 63 te: Se		fault). 51: Aer			r AGC	Strateç	gy" for (details	on set	ting the	e gain
7			Res	erved		Pro	ogram	to zer	ю.									
6:4			AGA	IN[2:0]	000 00 01 01 100 100 110 111	0 = 0 (1 = 4 (0 = 8 (1 = 12 0 = 16 1 = Re 0 = Re 1 = Re te: Se	dB. dB.	fault). d. d. d. 51: Aer			r AGC	Strateç	gy" for	details	on set	ting the	egain
3:2	2		LNA	.C[1:0]		00 01 10 11	= Min = Max = Res = Res	is Cur imum ximum served served ogram	currer curre	nt (def nt.	fault).	me val	ue as l	_NAG[1:0].			
1:0			LNA	.G[1:0]		00 01 10 11	= Min = Max = Res = Res tes: 1. Pr 2. Se	in Cor imum ximum served served ogram se "ANS gisters.	gain (gain. these 51: Aer	bits to	the sa					on set	ting the	egain



Register 11h. Configuration

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	[)PDS[2:()]	XPD1	1	XSEL	0	1	0	1	0	0	0	CSEL
Bit			Na	ame								Funct	ion					
17:1	4		Res	erved		Pro	ogram	to zei	О.									
13:1	1		DPD)S[2:0]	11 [.] 01	1= Us 1= Us	e for D	SM 8 CS 1	Start. 50 and 800 ar mended	nd PC	S 190	0 ban	ds (de	,		reserve	ed.
10			XI	PD1		0 = 1 =	= Refe = Refe te: Th po	rence rence his bit s	buffe buffe hould wn cur	r autor r disab be set rent (I _F ust als	natica oled. to 0 du _{2DN}), th	uring nais bit s	ormal o should	operati be set	on. To			
9			Res	erved		Pro	ogram	to on	e.									
8		Reserved XSEL					= No d = Divic	ivider. Ie XIN	XIN = by 2.	icy Se = 13 M XIN = ock sho	Hz (d 26 M	Hz.		Hz.				
7			Res	erved		Pro	ogram	to zei	о.			-						
6			Res	erved		Pro	ogram	to on	e.									
5			Res	erved		Pro	ogram	to zei	о.									
4			Res	erved		Pro	ogram	to on	e.									
3:1			Res	erved		Pro	ogram	to zei	о.									
0			C	SEL		0 =	= High		tivity f	e nt Se ïlter (d Iter.).						



Register 12h. DAC Configuration

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	1	XBUF	0	ZDBS	ZE	RODEL[2	2:0]	DACC	:M[1:0]	DACF	S[1:0]
Bit	:		Na	ame							F	unct	ion					
17:1	1		Res	erved		Pro	ogram	to ze	ro.									
10			Res	erved		Pro	ogram	to on	e.									
9			XI	BUF		0 = 1 =	Refe = Refe te: Th po	rence rence his bit s werdo	buffer buffer hould wn cur	⁻ disat ⁻ autor be set rent (I _F	natica to 1 du	Ily ena ring no is bit s	ormal o should	peration be set	on. To a		e the lc D1 bit i	
8			Res	erved		Pro	ogram	to ze	ro.									
7			ZI	DBS		0 = (de 1 =	efault)	ZERC RXBA	DEL[2	2:0] se	-			-			columr ing (G	
6:4		Z	ZERO	DEL[2	2:0]	Co 00 01 01 10 10 11 11	1: 0: 1: 0: 1: 0: 1: te: D/ us Of	AC inpr ed by∹ fsets ir	<u>GSN</u> 90 μ 110 130 140 150 160 180 Res ut is foo the bas nduced	M μs μs μs μs μs erved rced to sebanc I on ch		IS IS IS IS IS IS IS IS IS IS IS IS IS I	cance	eassei I the S	Si4205	DAC d	ture ca c offse ot be	
3:2	2		DAC	CM[1:	0]	00 01 10	Coutp = 1.0 = 1.2 = 1.3 = Res	V. 5 V (d 5 V.	efault)		de Vol	tage.						
1:0			DAC	FS[1:0	0]	00 01 10	COutp = 1.0 = 2.0 = 3.5 = Res	V _{PPD} V _{PPD} V _{PPD}	(defau		ull Sca	ale Vo	oltage.					



Register 19h. Reserved

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	:		Na	ame							I	Funct	ion					
17:0	C		Res	erved		Pro	ogram	to zer	°O.									

Register 20h. RX Master #1

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	RXBAN	ND[1:0]								N _{RF1} [15:0]							

Notes:

- 1. See registers 03h and 33h for bit definitions.
- 2. When this register is written, the PDIB bit will be automatically set to 0, the PDRB bit will be set to 1 and the RFUP bit is set as a function of RXBAND[1:0].

Register 21h. RX Master #2

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	۵)PDS[2:0]	LNAC	C[1:0]	LNAC	G[1:0]	A	GAIN[2:0)]	0			DGAI	N[5:0]		

Note: See registers 05h and 11h for bit definitions.

Register 22h. RX Master #3

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0			DGAI	N[5:0]		

Notes:

1. See register 05h for bit definitions.

2. The DGAIN[5:0] in register 22h can be changed without powering down.



Register 23h. TX Master #1

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	TXBAN	ND[1:0]								N _{RF2} [[15:0]							

Notes:

- **1.** See registers 03h and 34h for bit definitions.
- 2. When this register is written, the PDIB bit is automatically set to 1, and the PDRB bit is set to 1.

Register 24h. TX Master #2

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name		FIF[3:0]								N _{IF} [1	3:0]						

Note: See registers 04h and 35h for bit definitions.

Register 31h. Main Configuration

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0		SDOS	EL[3:0]		0	0	0	0	0	0	RFUP	DIV2	0	0	1
Bit			Na	me							F	uncti	ion					
17:15	5		Rese	erved		Pro	gram	to zer	Э.									
14:11		Reserved				The	e mux_ 0000 0001 0010 0011 1111 es: 1. SD	Force Refer Lock High I O is hi	it table ected the C ence Detec mped gh-imp	e is as to the Dutput Clock t (LDE ance.	e follov Outp to Lo TB) S	ut Shi w. Signal n <u>PDN</u>	from	jister (Phase	Dete	ctors.		
10:5			Rese	erved		Pro	gram	to zer	Э.									
4			RF	UP	0 = 1 =	200 k 100 k e: Thi PC	s bit is	date r date r set to) recei	ate (F ate (F 1 whe ve mod	Receiv Receiv n regis des) ar	e GSI e DCS ster 20	, M moo S and h D[17	des). PCS r :16] = (when I	01 _b or	, 10 _b (D			
3		DIV2					No di	ock Fr vider. e XIN	XIN =	13 M		Hz.						
2:1			Rese	erved		Pro	gram	to zer	Э.									
0			Rese	erved		Pro	gram	to one										



Register 32h. Powerdown

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDIB	PDRB
Bit			Na	me							F	unct	on					
17:2			Res	erved		Pro	gram	to zer	0.									
1		PDIB				0 = 1 = Not	IF sy IF sy tes: 1. Th 2. Th	own IF nthesi nthesi e IF PI is bit is is bit is	zer po zer po L is ou set to	owered owered nly use 0 whe	d up w ed in tra en regis	vhen tl ansmit ster 20	mode. h is wr	Powe itten (r	rdown eceive	for rec mode)).	ode.
0		PDRB					RFs RFs tes: 1. Th	own R ynthes ynthes is bit is is bit is	izer p izer p set to	owere owere 1 whe	ed up v en regis	when ster 20	h is wr	itten (r	eceive	mode		

Register 33h. RF1 N Divider

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0								N _{RF1}	[15:0]		•	•		•		•
Bit		Nam	e	Function														
17:16	F	Reserv	/ed	Prog	gram t	o zero).											
15:0	N	_{RF1} [1	5:0]	N Divider for RF PLL (RF1 VCO).														
			Used for receive mode.															

Register 34h. RF2 N Divider

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0								N _{RF2}	[15:0]				1			
Bit		Name)	Function														
17:16	R	eserve	ed	Prog	ram to	o zero												
15:0	N _F	_{RF2} [15	:0]	N Divider for RF PLL (RF2 VCO).														
	Used for transmit mode.																	



Register 35h. IF N Divider

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0		I				I		N _{IF} [′	15:0]		1	1	1	ł	I	I
Bit		Name								F	unctio	on						
17:16	Re	eserve	ed	Prog	ram to	o zero												
15:0	N	_{IF} [15:0)]		vider d for tr		-	hesiz e le.	ər.									

Register 3Ah. Reserved

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1
Bit		Name	•							F	unctio	on						
17:4	Reserved			Prog	ram to	o zero												
3	Reserved			Prog	ram to	o one.												
2:1	Re	eserve	ed	Prog	ram to	o zero												
0	Re	eserve	ed	Prog	ram to	o one.												

Register 3Eh. Reserved

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
Bit		Name								F	unctio	on						
17:4	Reserved			Prog	ram to	o zero												
3:0	Reserved			Prog	ram to	o one.												


Register 3Fh. Reserved

Bit	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Name	Function
17:5	Reserved	Program to zero.
4	Reserved	Program to one.
3:0	Reserved	Program to zero.



Pin Descriptions: Si4205-BM



Pin Number(s)	Name	Description
1, 28	RXQN, RXQP	Receive Q output (differential).
2, 3	RXIP, RXIN	Receive I output (differential).
4, 5	TXIP, TXIN	Transmit I input (differential).
6, 7	TXQP, TXQN	Transmit Q input (differential).
8	XIN	Reference frequency input from crystal oscillator.
9, 32	VDD	Supply voltage.
10	PDN	Powerdown input (active low).
11	SDO	Serial data output.
12	SEN	Serial enable input (active low).
13	SCLK	Serial clock input.
14	SDI	Serial data input.
15, 29–31	GND	Ground. Connect to ground plane on PCB.
16, 17	RFIPP, RFIPN	PCS LNA input (differential). Use for PCS 1900 band.
18, 19	RFIDP, RFIDN	DCS LNA input (differential). Use for DCS 1800 band.
20, 21	RFIGP, RFIGN	GSM LNA input (differential). Used for GSM 850 or E-GSM 900 bands.
22	RFOD	DCS and PCS transmit output to power amplifier. Used for DCS 1800 and PCS 1900 bands.
23	RFOG	GSM transmit output to power amplifier. Used for GSM 850 and E-GSM 900 bands.
24, 25	DIAG1, DIAG2	Diagnostic output. Can be used as digital outputs to control antenna switch functions.
26	XEN	XOUT pin enable.
27	XOUT	Clock output to baseband.




Ordering Guide

Part Number	Description	Operating Temperature
Si4205-BM	Tri-band Transceiver GSM 850 or E-GSM 900, DCS 1800, PCS 1900	–20 to 85 °C
Note: Add an "R" at the end of the part number to denote tape and reel option; 2500 quantity per reel.		



Package Outline: Si4205-BM



Notes:

- 1. Dimensions in mm.
- 2. Approximate device weight is 196 mg.



Document Change List

Revision 0.9 to Revision 1.0

- This document corresponds to Aero I (Si4205), revision F.
- Table 3 on page 5 updated.
 - Updated Supply Current specification for powerdown mode.
- Table 4 on page 6 updated.
 - Added Note 1.
 - Clarified register writes for DGAIN bits.
- Figure 3 on page 7 updated.
 - Added SEN programming option.
- Table 5 on page 8 updated.
 - Updated 20 MHz GSM band desensitization specification.
 - Updated Voltage Gain specification.
- "Bill of Materials," on page 15 updated.
- "Ordering Guide," on page 34 updated.
- "Package Outline: Si4205-BM," on page 35 updated.
 - Added Note 1.



Notes:

Contact Information

Silicon Laboratories Inc.

4635 Boston Lane Austin, Texas 78735 Tel:1+ (512) 416-8500 Fax:1+ (512) 416-9669 Toll Free:1+ (877) 444-3032

Email: Aeroinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and Aero are trademarks of Silicon Laboratories Inc. Other products or brand names mentioned herein are trademarks or registered trademarks of their respective holder.

