## FEATURES

## Ideal for CATV applications <br> Excellent frequency response <br> $1.7 \mathrm{GHz},-3 \mathrm{~dB}$ bandwidth <br> 1 dB flatness to 1.2 GHz

Low noise figure: $\mathbf{4 . 4} \mathbf{~ d B}$
Low distortion
Composite second order (CSO): -62 dBc
Composite triple beat (CTB): -72 dBc
1 dB compression point of 8.5 dBm
3 dB of gain per output channel
24 dB isolation between output channels
$75 \Omega$ input and outputs
Small package size
12-lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ lead frame chip scale package

## APPLICATIONS

## Set-top boxes

Home gateways

## CATV distribution systems

## Splitter modules

Digital cable ready (DCR) TVs

## GENERAL DESCRIPTION

The ADA4303-2 is a $75 \Omega$, two-output active splitter for use in applications where a lossless signal split is required. Typical applications include multituner digital set-top boxes, cable splitter modules, multituner/digital cable ready (DCR) televisions, and home gateways where traditional solutions require discrete passive splitter modules with separate fixed gain amplifiers.

The ADA4303-2 is a low cost alternative that simplifies designs and improves system performance by integrating a signal splitter element and a gain block into a single IC. The ADA4303-2 is available in a 12 -lead chip scale package (LFCSP_VQ) and operates in the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.


Figure 2. Gain (S21) vs. Frequency

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADA4303-2

## TABLE OF CONTENTS

Features .....  1
Applications ..... 1
Functional Block Diagram .....  1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 4
Thermal Resistance ..... 4
ESD Caution .....  4
Pin Configuration and Function Descriptions ..... 5
Typical Performance Characteristics .....  6
Applications .....  8
Circuit Description .....  8
Evaluation Board .....  8
RF Layout Considerations .....  8
Power Supply .....  8
Outline Dimensions .....  9
Ordering Guide .....  9

## REVISION HISTORY

10/06-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{IN}}=\mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> Bandwidth ( -3 dB ) <br> Specified Frequency Range <br> Gain (S21) <br> 1 dB Gain Flatness | $\mathrm{f}=100 \mathrm{MHz}$ | $\begin{aligned} & 54 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 1700 \\ & \\ & 3.0 \\ & 1200 \end{aligned}$ | $\begin{aligned} & 865 \\ & 4.0 \end{aligned}$ | MHz <br> MHz <br> dB <br> MHz |
| NOISE/DISTORTION PERFORMANCE <br> Noise Figure <br> Output IP3 <br> Output IP2 <br> Composite Triple Beat (CTB) <br> Composite Second-Order (CSO) <br> Cross Modulation (CXM) | @ 54 MHz <br> @ 550 MHz <br> @ 865 MHz $\begin{aligned} & f_{1}=97.25 \mathrm{MHz}, \mathrm{f}_{2}=103.25 \mathrm{MHz} \\ & \mathrm{f}_{1}=97.25 \mathrm{MHz}, \mathrm{f}_{2}=103.25 \mathrm{MHz} \end{aligned}$ <br> 135 Channels, $15 \mathrm{dBmV} /$ Channel, $\mathrm{f}=865 \mathrm{MHz}$ <br> 135 Channels, $15 \mathrm{dBmV} /$ Channel, $\mathrm{f}=865 \mathrm{MHz}$ <br> 135 Channels, $15 \mathrm{dBmV} /$ Channel, $100 \%$ modulation <br> @ $15.75 \mathrm{kHz}, \mathrm{f}=865 \mathrm{MHz}$ |  | $\begin{aligned} & 4.0 \\ & 4.3 \\ & 4.4 \\ & 26.5 \\ & 44.0 \\ & -72 \\ & -62 \\ & -68 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 4.9 \\ & 5.1 \\ & \\ & -66 \\ & -60 \\ & -65 \end{aligned}$ | dB <br> dB <br> dB <br> dBm <br> dBm <br> dBc <br> dBc <br> dBc |
| INPUT CHARACTERISTICS <br> Input Return Loss (S11) <br> Output-to-Input Isolation (S12) | Referenced to $75 \Omega$ <br> @ 54 MHz <br> @ 550 MHz <br> @ 865 MHz <br> Any output, 54 MHz to 865 MHz <br> @ 54 MHz <br> @ 550 MHz <br> @ 865 MHz |  | $\begin{array}{r} -15.0 \\ -19.5 \\ -12.0 \\ -31.8 \\ -32.0 \\ -32.5 \end{array}$ | $\begin{aligned} & -11.5 \\ & -14.0 \\ & -7.5 \\ & -29.0 \\ & -29.5 \\ & -30.0 \end{aligned}$ | dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| OUTPUT CHARACTERISTICS <br> Output Return Loss (S22) <br> Output-to-Output Isolation <br> 1 dB Compression | Referenced to $75 \Omega$ <br> @ 54 MHz <br> @ 550 MHz <br> @ 865 MHz <br> Between any two outputs, 54 MHz to 865 MHz <br> @ 54 MHz <br> @ 550 MHz <br> @ 865 MHz <br> Output referred, $\mathrm{f}=100 \mathrm{MHz}$ |  | $\begin{aligned} & -31.2 \\ & -19.4 \\ & -15.5 \\ & -24.6 \\ & -24.0 \\ & -24.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & -23.0 \\ & -14.0 \\ & -11.0 \end{aligned}$ | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dBm |
| POWER SUPPLY <br> Nominal Supply Voltage Quiescent Supply Current |  | 4.5 | $\begin{aligned} & 5.0 \\ & 78 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 90 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 5.5 V |
| Power Dissipation | See Figure 3 |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions; that is, $\theta_{\mathrm{JA}}$ is specified for a device (including exposed pad) soldered to the circuit board.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 12-Lead LFCSP_VQ (exposed pad) | 99.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Maximum Power Dissipation

The maximum safe power dissipation in the ADA4303-2 package is limited by the associated rise in junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4303-2. Exceeding a junction temperature of $150^{\circ} \mathrm{C}$ for an extended period can result in changes in the silicon devices, potentially causing failure.

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive. The quiescent power is the voltage between the supply pins $\left(\mathrm{V}_{s}\right)$ times the quiescent current ( $\mathrm{I}_{\mathrm{s}}$ ). The power dissipated due to the load drive depends upon the particular application. The power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.

Airflow increases heat dissipation, effectively reducing $\theta_{J A}$. In addition, more metal directly in contact with the package leads/exposed pad from metal traces, through-holes, ground, and power planes reduces the $\theta_{J A}$.
Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 12-lead LFCSP_VQ $\left(99.2^{\circ} \mathrm{C} / \mathrm{W}\right)$ on a JEDEC standard 4-layer board.


Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | VCC | Supply Pin |
| 2 | VIN | Input |
| 3 | GND | Ground |
| 4 | GND | Ground |
| 5 | GND | Ground |
| 6 | NC | No Connection |
| 7 | GND | Ground |
| 8 | VO2 | Output 2 |
| 9 | VO1 | Output 1 |
| 10 | NC | No Connection |
| 11 | IL | Bias Pin |
| 12 | VCC | Supply Pin |

## ADA4303-2

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Composite Second-Order (CSO) vs. Frequency


Figure 6. Composite Triple Beat (CTB) vs. Frequency


Figure 7. Cross Modulation (CXM) vs. Frequency


Figure 8. Noise Figure vs. Frequency


Figure 9. Output IP2 vs. Frequency


Figure 10. Output IP3 vs. Frequency


Figure 11. Gain (S21) vs. Frequency


Figure 12. Output-to-Input Isolation (S12) vs. Frequency


Figure 13. Output-to-Output Isolation vs. Frequency


Figure 14. Input Return Loss (S11) vs. Frequency


Figure 15. Output Return Loss (S22) vs. Frequency


Figure 16. Quiescent Supply Current vs. Temperature

## APPLICATIONS

The ADA4303-2 active splitter is primarily intended for use in the downstream path of television set-top boxes (STBs) that contain multiple tuners. It is typically located directly after the diplexer in a CATV customer premise unit. The ADA4303-2 provides a single-ended input and two single-ended outputs that allow the delivery of the RF signal to two different signal paths. These paths can include, but are not limited to, a main picture tuner, a picture-in-picture (PIP) tuner, an out-of-band (OOB) tuner, a digital video recorder (DVR), and a cable modem (CM).
The ADA4303-2 exhibits composite second-order (CSO) and composite triple beat (CTB) products that are -62 dBc and -72 dBc , respectively. The use of the SiGe process also allows the ADA4303-2 to achieve a noise figure (NF) of less than 4.5 dB .

## CIRCUIT DESCRIPTION

The ADA4303-2 consists of a low noise buffer amplifier followed by a resistive power divider. This arrangement provides 3 dB of gain relative to the RF signal present at the input of the device. The input and each output must be properly matched to a $75 \Omega$ environment for distortion and noise performance to match the data sheet specifications. In addition, to achieve the specified gain, a $1 \% 249 \Omega$ resistor should be installed to ground on each output. AC coupling capacitors of $0.01 \mu \mathrm{~F}$ are recommended for the input and outputs.
A $1 \mu \mathrm{H}$ RF choke (Coilcraft chip inductor 0805LS-102X) is required to correctly bias internal nodes of the ADA4303-2. It should be connected between the 5 V supply and IL (Pin 11).

## EVALUATION BOARD

The ADA4303-2 evaluation board allows designers to assess the performance of the part in their particular applications. The board includes $75 \Omega$ coaxial connectors and $75 \Omega$ controlled-impedance signal traces that carry the input and output signals. Power (5 V) is applied to the red VCC loop connector, and ground is connected to the black GND loop connector.

The board has two $249 \Omega$ resistors between each output and ground that set the gain of the overall circuit to 3 dB and improve output-to-output isolation. A schematic of the ADA4303-2 evaluation board is shown in Figure 17.

## RF LAYOUT CONSIDERATIONS

Appropriate impedance matching techniques are mandatory when designing a circuit board for the ADA4303-2. Improper characteristic impedances on traces can cause reflections that can lead to poor linearity. The characteristic impedance of the signal trace from each output should be $75 \Omega$.

## POWER SUPPLY

The 5 V supply should be applied to each of the VCC pins and RF choke via a low impedance power bus. The power bus should be decoupled to ground using a $10 \mu \mathrm{~F}$ tantalum capacitor and a $0.1 \mu \mathrm{~F}$ ceramic chip capacitor located close to the ADA4303-2. In addition, the VCC pins should be decoupled to ground with a $0.1 \mu \mathrm{~F}$ ceramic chip capacitor located as close to each of the pins as possible.


Figure 17. ADA4303-2 Evaluation Board Schematic

## OUTLINE DIMENSIONS



Figure 18. 12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body, Very Thin Quad (CP-12-1)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Ordering Quantity | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADA4303-2ACPZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-Lead LFCSP_VQ | CP-12-1 | 5000 | HOV |
| ADA4303-2ACPZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-Lead LFCSP_VQ | CP-12-1 | 1500 | H0V |
| ADA4303-2ACPZ-R2 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12-Lead LFCSP_VQ | CP-12-1 | 250 | H0V |
| ADA4303-2ACPZ-EB $^{1}$ |  | Evaluation Board |  |  |  |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

## ADA4303-2

NOTES

ADA4303-2

NOTES

## ADA4303-2

## NOTES

