NEC

BIPOLAR ANALOG INTEGRATED CIRCUIT

μPC2710T

5 V, MINIMOLD SILICON MMIC MEDIUM OUTPUT POWER AMPLIFIER

DESCRIPTION

The μPC2710T is a silicon monolithic integrated circuits designed as PA driver for 900 MHz band cellular telephone tuners. This IC is packaged in minimold package.

This IC is manufactured using NEC's 20 GHz f_T NESAT™ III silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials can protect chip surface from external pollution and prevent corrosion/migration. Thus, this IC has excellent performance, uniformity and reliability.

FEATURES

- Supply voltage : V_{CC} = 4.5 to 5.5 V
- Wideband response : f_u = 1.0 GHz TYP. @ 3 dB bandwidth
- Medium output power : $P_{O(sat)}$ = +13.5 dBm TYP. @ f = 500 MHz with external inductor
- Power gain : G_P = 33 dB TYP. @ f = 500 MHz
- Port impedance : input/output 50 Ω

APPLICATION

- PA driver for PDC900M

ORDERING INFORMATION

Part Number	Package	Marking	Supplying Form
μPC2710T-E3	6-pin minimold	C1F	Embossed tape 8 mm wide. 1, 2, 3 pins face to perforation side of the tape. Qty 3 kp/reel

Remark To order evaluation samples, please contact your local NEC sales office. (Part number for sample order: μPC2710T)

Caution Electro-static sensitive devices

The information in this document is subject to change without notice.

Document No. P12427EJ3V0DS00 (3rd edition)
Date Published September 1998 N CP(K)
Printed in Japan

PIN CONNECTIONS



Pin No.	Pin Name
1	INPUT
2	GND
3	GND
4	OUTPUT
5	GND
6	V_{CC}

PRODUCT LINE-UP OF μPC2710 (T_A = +25°C, V_{CC} = V_{out} = 5.0 V, Z_L = Z_S = 50 Ω)

Part No.	f_u (GHz)	$P_{O(sat)}$ (dBm)	G_P (dB)	NF (dB)	I_{CC} (mA)	Package	Marking
μPC2710T	1.0	+13.5	33	3.5	22	6-pin minimold	C1F
μPC2710TB						6-pin super minimold	

Remark Typical performance. Please refer to **ELECTRICAL CHARACTERISTICS** in detail.

Notice The package size distinguishes between minimold and super minimold.

SYSTEM APPLICATION EXAMPLE

EXAMPLE OF 900 MHz BAND DIGITAL CELLULER TELEPHONE



PIN EXPLANATION

Pin No.	Pin Name	Applied Voltage V	Pin Voltage V[Note]	Function and Applications	Internal Equivalent Circuit
1	INPUT	–	0.90	Signal input pin. A internal matching circuit, configured with resistors, enables 50 Ω connection over a wide band. A multi-feedback circuit is designed to cancel the deviations of h_{FE} and resistance. This pin must be coupled to signal source with capacitor for DC cut.	
4	OUTPUT	Voltage as same as V_{CC} through external inductor	–	Signal output pin. The inductor must be attached between V_{CC} and output pins to supply current to the internal output transistors.	
6	V_{CC}	4.5 to 5.5	–	Power supply pin, which biases the internal input transistor. This pin should be externally equipped with bypass capacitor to minimize its impedance.	
2 3 5	GND	0	–	Ground pin. This pin should be connected to system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. All the ground pins must be connected together with wide ground pattern to decrease impedance difference.	

Note Pin voltage is measured at V_{CC} = 5.0 V

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Ratings	Unit
Supply Voltage	V_{CC}	T_A = +25°C, Pin 4 and 6	5.8	V
Total Circuit Current	I_{CC}	T_A = +25°C	60	mA
Power Dissipation	P_D	Mounted on double copper clad 50 × 50 × 1.6 mm epoxy glass PWB (T_A = +85°C)	280	mW
Operating Ambient Temperature	T_A		–40 to +85	°C
Storage Temperature	T_{stg}		–55 to +150	°C
Input Power	P_{in}	T_A = +25°C	+10	dBm

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Notice
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	The same voltage should be applied to pin 4 and 6.
Operating Ambient Temperature	T_A	–40	+25	+85	°C	

ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{CC} = V_{out} = 5.0 V, Z_S = Z_L = 50 Ω)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Circuit Current	I_{CC}	No Signal	16	22	29	mA
Power Gain	G_P	f = 500 MHz	30	33	36.5	dB
Maximum Output Level	$P_{O(sat)}$	f = 500 MHz, P_{in} = –8 dBm	+11	+13.5	–	dBm
Noise Figure	NF	f = 500 MHz	–	3.5	5.0	dB
Upper Limit Operating Frequency	f_u	3 dB down below flat gain at f = 0.1 GHz	0.7	1.0	–	GHz
Isolation	ISL	f = 500 MHz	34	39	–	dB
Input Return Loss	RL_{in}	f = 500 MHz	3	6	–	dB
Output Return Loss	RL_{out}	f = 500 MHz	9	12	–	dB
Gain Flatness	ΔG_P	f = 0.1 to 0.6 GHz	–	±0.8	–	dB

TEST CIRCUIT



COMPONENTS OF TEST CIRCUIT FOR MEASURING ELECTRICAL CHARACTERISTICS

	Type	Value
C_3	Capacitor	1 000 pF
L	Bias Tee	1 000 nH
C_1 to C_2	Bias Tee	1 000 pF

EXAMPLE OF ACTURAL APPLICATION COMPONENTS

	Type	Value	Operating Frequency
C_1 to C_3	Chip Capacitor	1 000 pF	100 MHz or higher
L	Chip Inductor	300 nH	10 MHz or higher
		100 nH	100 MHz or higher
		10 nH	1.0 GHz or higher

INDUCTOR FOR THE OUTPUT PIN

The internal output transistor of this IC consumes 20 mA, to output medium power. To supply current for output transistor, connect an inductor between the V_{CC} pin (pin 6) and output pin (pin 4). Select large value inductance, as listed above.

The inductor has both DC and AC effects. In terms of DC, the inductor biases the output transistor with minimum voltage drop to output enable high level. In terms of AC, the inductor make output-port impedance higher to get enough gain. In this case, large inductance and Q is suitable.

CAPACITORS FOR THE V_{CC}, INPUT AND OUTPUT PINS

Capacitors of 1000 pF are recommendable as the bypass capacitor for the V_{CC} pin and the coupling capacitors for the input and output pins.

The bypass capacitor connected to the V_{CC} pin is used to minimize ground impedance of V_{CC} pin. So, stable bias can be supplied against V_{CC} fluctuation.

The coupling capacitors, connected to the input and output pins, are used to cut the DC and minimize RF serial impedance. Their capacitance are therefore selected as lower impedance against a 50 Ω load. The capacitors thus perform as high pass filters, suppressing low frequencies to DC.

To obtain a flat gain from 100 MHz upwards, 1000 pF capacitors are used in the test circuit. In the case of under 10 MHz operation, increase the value of coupling capacitor such as 10000 pF. Because the coupling capacitors are determined by equation, $C = 1/(2\pi Rfc)$.

ILLUSTRATION OF THE TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD



COMPONENT LIST

	Value
C	1 000 pF
L	300 nH

Notes

1. 30 × 30 × 0.4 mm double sided copper clad polyimide board.

2. Back side: GND pattern

3. Solder plated on pattern

4. ○ ◯ : Through holes

For more information on the use of this IC, refer to the following application note: USAGE AND APPLICATION OF SILICON MEDIUM-POWER HIGH-FREQUENCY AMPLIFIER MMIC (P12152E).

TYPICAL CHARACTERISTICS (Unless otherwise specified, T_A = +25°C)

CIRCUIT CURRENT vs. SUPPLY VOLTAGE



CIRCUIT CURRENT vs. OPERATING AMBIENT TEMPERATURE



NOISE FIGURE AND INSERTION POWER GAIN vs. FREQUENCY



INSERTION POWER GAIN vs. FREQUENCY



ISOLATION vs. FREQUENCY



INPUT RETURN LOSS, OUTPUT RETURN LOSS vs.FREQUENCY



OUTPUT POWER vs. INPUT POWER



OUTPUT POWER vs. INPUT POWER



OUTPUT POWER vs. INPUT POWER



OUTPUT POWER vs. INPUT POWER



SATURATED OUTPUT POWER vs. FREQUENCY



THIRD ORDER INTERMODULATION DISTORTION vs. OUTPUT POWER OF EACH TONE



S-PARAMETER (V_{CC} = V_{out} = 5.0 V)

S_{11}-FREQUENCY



S_{22}-FREQUENCY



TYPICAL S-PARAMETER VALUES (T_A = +25°C)

μ PC2710T
V_{CC} = V_{out} = 5.0 V, I_{CC} = 21 mA

FREQUENCY	S11		S21		S12		S22		K
MHz	MAG	ANG	MAG	ANG	MAG	ANG	MAG	ANG	
100.0000	.322	–0.3	37.668	–5.9	.013	17.1	.200	–11.7	1.06
200.0000	.346	3.3	38.808	–17.0	.012	19.8	.208	–15.4	1.07
300.0000	.383	2.1	40.192	–28.0	.009	22.5	.231	–23.5	1.21
400.0000	.429	–1.7	41.567	–40.4	.009	25.1	.258	–34.2	1.10
500.0000	.465	–9.4	42.130	–54.1	.012	27.8	.273	–47.2	0.86
600.0000	.486	–17.8	42.282	–68.3	.013	30.5	.305	–60.9	0.79
700.0000	.487	–27.2	41.075	–83.2	.013	33.1	.319	–77.8	0.82
800.0000	.468	–36.5	39.129	–97.9	.013	35.8	.320	–96.2	0.89
900.0000	.423	–44.5	35.399	–111.7	.013	38.5	.297	–115.4	1.04
1000.0000	.392	–50.3	32.933	–123.4	.014	41.2	.260	–128.2	1.10
1100.0000	.349	–56.6	30.025	–135.5	.014	43.9	.240	–142.2	1.22
1200.0000	.301	–61.0	26.823	–146.8	.015	46.6	.216	–156.3	1.31
1300.0000	.257	–63.2	23.836	–156.8	.016	49.2	.192	–169.7	1.40
1400.0000	.217	–63.5	21.128	–165.9	.016	51.6	.173	176.0	1.56
1500.0000	.184	–59.9	18.841	–174.2	.017	54.5	.155	162.3	1.65

PACAGE DIMENSIONS

6 pin minimold (Unit: mm)



NOTES ON CORRECT USE

(1) Observe precautions for handling because of electro-static sensitive devices.
(2) Form a ground pattern as wide as possible to minimize ground impedance (to prevent undesired oscillation). All the ground pins must be connected together with wide ground pattern to decrease impedance difference.
(3) The bypass capacitor should be attached to V_{CC} line.
(4) The inductor must be attached between V_{CC} and output pins. The inductance value should be determined in accordance with desired frequency.
(5) The DC cut capacitor must be attached to input pin.

RECOMMENDED SOLDERING CONDITIONS

This product should be soldered under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

μPC2710T

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared Reflow	Package peak temperature: 235°C or below Time: 30 seconds or less (at 210°C) Count: 3, Exposure limit[Note]: None	IR35-00-3
VPS	Package peak temperature: 215°C or below Time: 40 seconds or less (at 200°C) Count: 3, Exposure limit[Note]: None	VP15-00-3
Wave Soldering	Soldering bath temperature: 260°C or below Time: 10 seconds or less Count: 1, Exposure limit[Note]: None	WS60-00-1
Partial Heating	Pin temperature: 300°C Time: 3 seconds or less (per side of device) Exposure limit[Note]: None	–

Note After opening the dry pack, keep it in a place below 25°C and 65% RH for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

For details of recommended soldering conditions for surface mounting, refer to information document SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E).

[MEMO]

[MEMO]

[MEMO]

ATTENTION
OBSERVE PRECAUTIONS
FOR HANDLING
ELECTROSTATIC
SENSITIVE
DEVICES

NESAT (NEC Silicon Advanced Technology) is a trademark of NEC Corporation.

M4 96.5