ACPM-7372

UMTS Band8 (880-915MHz) 4x4 Power Amplifier Module



Data Sheet

Description

The ACPM-7372 is a fully matched 10-pin surface mount module developed for UMTS EGSM. This power amplifier module operates in the 880-915MHz bandwidth. The ACPM-7372 meets stringent UMTS linearity requirements up to 28.75dBm output power. The 4mmx4mm form factor package is self contained, incorporating 50ohm input and output matching networks.

The ACPM-7372 features 5th generation of CoolPAM circuit technology which supports 3 power modes – bypass, mid and high power modes. The CoolPAM is stage bypass technology enhancing PAE (power added efficiency) at low and medium power range. Active bypass feature is added to 5th generation to enhance PAE further at low output range. This helps to extend talk time.

The power amplifier is manufactured on an advanced InGaP HBT (hetero-junction Bipolar Transistor) MMIC (microwave monolithic integrated circuit) technology offering state-of-the-art reliability, temperature stability and ruggedness.

Features

- Thin Package (0.9mm typ)
- Excellent Linearity
- 3-mode power control with Vbp and Vmode
 - Bypass / Mid Power Mode / High Power Mode
- · High Efficiency at max output power
- 10-pin surface mounting package
- Internal 50ohm matching networks for both RF input and output
- Lead-free, RoHS compliant, Green


Applications

UMTS Band8

Ordering Information

Part Number	Number of Devices	Container
ACPM-7372-TR1	1,000	178mm (7") Tape/Reel
ACPM-7372-BLK	100	BULK

Block Diagram



Absolute Maximum Ratings

No damage assuming only one parameter is set at limit at a time with all other parameters set at or below nominal value.

Operation of any single parameter outside these conditions with the remaining parameters set at or below nominal values may result in permanent damage.

Description	Min.	Typ.	Max.	Unit	
RF Input Power (Pin)		0	10*	dBm	
DC Supply Voltage (Vcc1, Vcc2)	0	3.4	5.0	V	
Enable Voltage (Ven)	0	2.6	3.3	V	
Mode Control Voltage (Vmode)	0	2.6	3.3	V	
Bypass Control (Vbp)	0	2.6	3.3	V	
Storage Temperature (Tstg)	-55	25	+125	°C	

^{*} High Power Mode (5dBm for Bypass and Mid Power Mode)

Recommended Operating Condition

Description		Min.	Тур.	Max.	Unit
DC Supply Voltage (Vcc1, Vcc2)		3.2	3.4	4.2	V
Enable Voltage (Ven)					
_	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Mode Control Voltage (Vmode)					
-	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Bypass Control Voltage (Vbp)					
	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Operating Frequency (fo)		880		915	MHz
Ambient Temperature (Ta)		-20	25	85	°C

Operating Logic Table

Power Mode	Ven	Vmode	Vbp	Pout (Rel99)	Pout (HSDPA, HSUPA MPR=0dB)
High Power Mode	High	Low	Low	~ 28.5 dBm	~ 27.5 dBm
Mid Power Mode	High	High	Low	~ 17 dBm	~ 16 dBm
Bypass Mode	High	High	High	~ 8 dBm	~ 7 dBm
Shut Down Mode	Low	Low	Low	-	-

Electrical Characteristics for WCDMA Mode

- Conditions: Vcc = 3.4V, Ven = 2.6V, T = 25°C, Zin/Zout = 50ohm
- Signal Configuration: 3GPP (DPCCH + 1DPDCH) Up-Link unless specified otherwise.

haracteristics		Condition	Min.	Тур.	Max.	Unit	
Operating Frequency R	ange		880	-	915	MHz	
Gain		High Power Mode, Pout=28.5dBm	24	27		dB	
		Mid Power Mode, Pout=17dBm	13	17		dB	
		Bypass Mode, Pout=8dBm	8	12	16	dB	
GPS Band Gain relative	to Tx Gain, HPM	Ggps@Pin=-15dBm - Gtx@Pout=28.5dBm		-24	-3	dB	
Rx Band Gain relative to Tx Gain, HPM		Grx@Pin=-15dBm – Gtx@Pout=28.5dBm		-0.9	-0.5	dB	
SM Band Gain relative to Tx Gain, HPM		Gism@Pin=-15dBm - Gtx@Pout=28.5dBm		-68	-6	dB	
Power Added Efficiency	/	High Power Mode, Pout=28.5dBm	32.7	37.1		%	
		Mid Power Mode, Pout=17dBm	14.4	19.3		%	
		Bypass Mode, Pout=8dBm	8.7	12.4		%	
Total Supply Current		High Power Mode, Pout=28.5dBm		560	635	mA	
		Mid Power Mode, Pout=17dBm		75	100	mA	
		Bypass Mode, Pout=8dBm		14	20	mA	
Quiescent Current		High Power Mode	70	90	110	mA	
		Mid Power Mode	10	20	30	mA	
		Bypass Mode	2.3	3.3	4.3	mA	
Enable Current		High Power Mode		10	25	μΑ	
		Mid Power Mode		10	25	μΑ	
		Bypass Mode		10	25	μΑ	
Mode Control Current		Mid Power Mode		5	25	μΑ	
		Bypass Mode		5	25	μΑ	
Bypass Control Current		Bypass		5	25	μΑ	
Total Current in Power-	down mode	Ven=0V, Vmode=0V, Vbp=0V			5	μΑ	
Adjacent Channel Leakage Ratio	5 MHz offset 10 MHz offset	High Power Mode, Pout=28.5dBm		-42 -55	-37 -47	dBc dBc	
	5 MHz offset 10 MHz offset	High Power Mode, Pout=27.5dBm (HSDPA, HSUPA MPR=0dB)		-39 -55	-36 -47	dBc dBc	
	5 MHz offset 10 MHz offset	Mid Power Mode, Pout=17dBm		-44 -60	-37 -47	dBc dBc	
	5 MHz offset 10 MHz offset	Mid Power Mode, Pout=16dBm (HSDPA, HSUPA MPR=0dB)		-42 -57	-37 -47	dBc dBc	
	5 MHz offset 10 MHz offset	Bypass Mode, Pout=8dBm		-43 -57	-37 -47	dBc dBc	
	5 MHz offset 10 MHz offset	Bypass Mode, Pout=7dBm (HSDPA, HSUPA MPR=0dB)		-42 -55	-37 -47	dBc dBc	

Electrical Characteristics for WCDMA Mode

- Conditions: Vcc = 3.4V, Ven = 2.6V, T = 25°C, Zin/Zout = 50ohm
- Signal Configuration: 3GPP (DPCCH + 1DPDCH) Up-Link unless specified otherwise.

Characteristics		Condition	Min.	Тур.	Max.	Unit
Harmonic Suppression	Second Third	High Power Mode, Pout=28.5dBm		-45 -60	-35 -40	dBc dBc
Gain at Harmonics	Second and Third				0	dB
Input VSWR				1.3	2.5:1	
Stability (Spurious Outpu	t)	Load VSWR 5:1, All phase			-60	dBc
Rx Band Noise Power (Vc	c=4.2V)	High Power Mode, Pout=28.5dBm		-135.5	-134	dBm/Hz
GPS Band Noise (Vcc=4.2	V)	High Power Mode, Pout=28.5dBm		-152	-140	dBm/Hz
ISM Band Noise (Vcc=4.2)	V)	High Power Mode, Pout=28.5dBm		-159	-144	
Phase Discontinuity		HPM↔MPM, Pout=17dBm MPM↔BPM, Pout=8dBm		10 20	45 45	deg deg
Ruggedness		Pout<28.5dBm & Pin<5dBm, All phase, High Power Mode			8:1	VSWR

1. HSDPA


- 3GPPTS 34.121-1
- User Equipment (UE) conformance specification; Radio transmission and reception (FDD); Part 1: Conformance specification
- Annex C (normative): Measurement channels
- C.10.1 UL reference measurement channel for HSDPA tests
- Table C.10.1.4: $\boldsymbol{\beta}$ values for transmitter characteristics tests with HS-DPCCH
- Sub-test 2 (CM=1.0dB, MPR=0.0dB)

2. HSUPA

- 3GPPTS 34.121-1
- User Equipment (UE) conformance specification; Radio transmission and reception (FDD); Part 1: Conformance specification
- Annex C (normative): Measurement channels
- C.11.1 UL reference measurement channel for E-DCH tests
- Table C.11.1.3: $\boldsymbol{\beta}$ values for transmitter characteristics tests with HS-DPCCH and E-DCH
- Sub-test 1 (CM=1.0dB, MPR=0.0dB)

Footprint

All dimensions are in millimeter




PIN Description


Pin#	Name	Description
1	Ven	PA Enable
2	Vmode	Mode Control
3	Vbp	Bypass Control
4	RFin	RF Input
5	Vcc1	DC Supply Voltage
6	Vcc2	DC Supply Voltage
7	GND	Ground
8	RFout	RF Output
9	GND	Ground
10	GND	Ground

Package Dimensions

All dimensions are in millimeter



Marking Specification



CoolPAM

Avago Technologies' CoolPAM is stage-bypass PA technology which saves more power compared with conventional PA. With this technology, the ACPM-7372 has very low quiescent current, and efficiencies at low and medium output power ranges are high.

Incorporation of bias circuit

The ACPM-7372 has internal bias circuit, which removes the need for external constant voltage source (LDO). PA on/off is controlled by Ven. This is digitally control pin.

3-mode power control with two mode control pins

The ACPM-7372 supports three power modes (bypass power mode/mid power mode/high power mode) with two mode control pins (Vmode and Vbp). This control scheme enables the ACPM-7372 to save power consumption more, which accordingly gives extended talk time.

PDF (probability density function) showing distribution of output power of mobile in real field gives motivation for stage-bypass PA. Output power is less than 16dBm for most of operating time (during talking), so it is important to save power consumption at low and medium output power ranges.

Average current & Talk time

Average current consumed by PA can be calculated by summing up current at each output power weighted with probability. So it is expressed with integration of multiplication of current and probability at each output power.

Average current = f (PDF x Current)dp

Talk time is extended more as average current consumption is lowered.





Figure 1. PDF and Current


Mode control pins

Vmode and Vbp are digitally controlled by baseband and they control the operating mode of the PA. The operating logic table is summarized on the page 2. These pins do not require constant voltage for interface.

UMTS PA performance comparison

- CoolPAM 4 and CoolPAM 5






Icc Comparison of CP5 to CP4 (Avago CoolPAM)

The 5th generation of CoolPAM technology, ACPM-7372 can dramatically reduce lcc down to 3mA at bypass mode, which improves overall talk time and battery usage time of handset more compared with the CP4.


Application on mobile phone board

Application example in mobile is shown below. C4 and C5 should be placed close to pin1 and pin10. Bypass cap C1, C2 and C3 should be also placed nearby from pin5, pin4 and pin3, respectively. The length of post-PA transmission line should be minimized to reduce line loss.

Peripheral Circuits



PCB layout and part placement on phone board




PCB guideline on phone board


Note

- 1. To prevent voltage drop, make the bias lines as wide as possible (Pink line).
- 2. Use many via holes to fence off PA RF input and output traces for better isolation. Output signal of the PA should be isolated from input signal and the receive signal. Output signal should not be fed into PA input. (Green line)
- Use via holes to connect outer ground plates to internal ground planes. They help heat spread out more easily and accordingly the board temperature can be lowered. They also help to improve RF stability (Yellow square).
- 4. PA which has a ground slug requires many via holes which go through all the layers (Red square).


Metallization



Solder Mask Opening



Solder Paste Stencil Aperture



PCB Design Guidelines


The recommended PCB land pattern is shown in figures on the left side. The substrate is coated with solder mask between the I/O and conductive paddle to protect the gold pads from short circuit that is caused by solder bleeding/bridging.

Stencil Design Guidelines


A properly designed solder screen or stencil is required to ensure optimum amount of solder paste is deposited onto the PCB pads.

The recommended stencil layout is shown here. Reducing the stencil opening can potentially generate more voids. On the other hand, stencil openings larger than 100% will lead to excessive solder paste smear or bridging across the I/O pads or conductive paddle to adjacent I/O pads. Considering the fact that solder paste thickness will directly affect the quality of the solder joint, a good choice is to use laser cut stencil composed of 0.100mm(4mils) or 0.127mm(5mils) thick stainless steel which is capable of producing the required fine stencil outline.


Evaluation Board Schematic





Evaluation Board Description



Tape and Reel Information








Dimension List


Annote	Millimeter	
A0	4.40±0.10	
В0	4.40±0.10	
K0	1.70±0.10	
D0	1.55±0.05	
D1	1.60±0.10	
P0	4.00±0.10	
P1	8.00±0.10	

Annote	Millimeter
P2	2.00±0.05
P10	40.00±0.20
E	1.75±0.10
F	5.50±0.05
W	12.00±0.30
Т	0.30±0.05

Tape and Reel Format – 4 mm x 4 mm.

Reel Drawing





Plastic Reel Format (all dimensions are in millimeters)

NOTES:

- 1. Reel shall be labeled with the following information (as a minimum).
 - a. manufacturers name or symbol
 - b. Avago Technologies part number
 - c. purchase order number
 - d. date code
 - e. quantity of units
- A certi cate of compliance (c of c) shall be issued and accompany each shipment of product.
- 3. Reel must not be made with or contain ozone depleting materials.
- 4. All dimensions in millimeters (mm)

Handling and Storage

ESD (Electrostatic Discharge)

Electrostatic discharge occurs naturally in the environment. With the increase in voltage potential, the outlet of neutralization or discharge will be sought. If the acquired discharge route is through a semiconductor device, destructive damage will result.

ESD countermeasure methods should be developed and used to control potential ESD damage during handling in a factory environment at each manufacturing site.

MSL (Moisture Sensitivity Level)

Plastic encapsulated surface mount package is sensitive to damage induced by absorbed moisture and temperature.

Avago Technologies follows JEDEC Standard J-STD 020B. Each component and package type is classified for moisture sensitivity by soaking a known dry package at various temperatures and relative humidity, and times. After soak, the components are subjected to three consecutive simulated reflows.

The out of bag exposure time maximum limits are determined by the classification test describe below which corresponds to a MSL classification level 6 to 1 according to the JEDEC standard IPC/JEDEC J-STD-020B and J-STD-033.

ACPM-7372 is MSL3. Thus, according to the J-STD-033 p.11 the maximum Manufacturers Exposure Time (MET) for this part is 168 hours. After this time period, the part would need to be removed from the reel, de-taped and then re-baked. MSL classification reflow temperature for the ACPM-7372 is targeted at 260°C +0/-5°C. Figure and table on next page show typical SMT profile for maximum temperature of 260 + 0/-5°C.


Moisture Classification Level and Floor Life

MSL Level	Floor Life (out of bag) at factory ambient = $< 30^{\circ}$ C/60% RH or as stated
1	Unlimited at = < 30°C/85% RH
2	1 year
2a	4 weeks
3	168 hours
4	72 hours
5	48 hours
5a	24 hours
6	Mandatory bake before use. After bake, must be reflowed within the time limit specified on the label

Note

 $^{1. \ \ \, \}text{The MSL Level is marked on the MSL Label on each shipping bag.}$

Reflow Profile Recommendations



Typical SMT Reflow Profile for Maximum Temperature = 260 + 0/-5°C.

Typical SMT Reflow Profile for Maximum Temperature = 260 + 0/-5°C

Sn-Pb Solder	Pb-Free Solder
3°C/sec max	3°C/sec max
100°C	150°C
150°C	200°C
60-120 sec	60-180 sec
	3°C/sec max
183°C	217°C
60-150 sec	60-150 sec
240 +0/-5°C	260 +0/-5°C
10-30 sec	20-40 sec
6°C/sec max	6°C/sec max
6 min max.	8 min max.
	3°C/sec max 100°C 150°C 60-120 sec 183°C 60-150 sec 240 +0/-5°C 10-30 sec 6°C/sec max

Storage Condition

Packages described in this document must be stored in sealed moisture barrier, antistatic bags. Shelf life in a sealed moisture barrier bag is 12 months at <40°C and 90% relative humidity (RH) J-STD-033 p.7.

Out-of-Bag Time Duration

After unpacking the device must be soldered to the PCB within 168 hours as listed in the J-STD-020B p.11 with factory conditions <30°C and 60% RH.

Baking

It is not necessary to re-bake the part if both conditions (storage conditions and out-of bag conditions) have been satisfied. Baking must be done if at least one of the conditions above have not been satisfied. The baking conditions are 125°C for 12 hours J-STD-033 p.8.

CAUTION

Tape and reel materials typically cannot be baked at the temperature described above. If out-of-bag exposure time is exceeded, parts must be baked for a longer time at low temperatures, or the parts must be de-reeled, detaped, re-baked and then put back on tape and reel. (See moisture sensitive warning label on each shipping bag for information of baking).

Board Rework

Component Removal, Rework and Remount

If a component is to be removed from the board, it is recommended that localized heating be used and the maximum body temperatures of any surface mount component on the board not exceed 200°C. This method will minimize moisture related component damage. If any component temperature exceeds 200°C, the board must be baked dry per 4-2 prior to rework and/or component removal. Component temperatures shall be measured at the top center of the package body. Any SMD packages that have not exceeded their floor life can be exposed to a maximum body temperature as high as their specified maximum reflow temperature.

Removal for Failure Analysis

Not following the above requirements may cause moisture/reflow damage that could hinder or completely prevent the determination of the original failure mechanism.

Baking of Populated Boards

Some SMD packages and board materials are not able to withstand long duration bakes at 125°C. Examples of this are some FR-4 materials, which cannot withstand a 24 hr bake at 125°C. Batteries and electrolytic capacitors are also temperature sensitive. With component and board temperature restrictions in mind, choose a bake temperature from Table 4-1 in J-STD 033; then determine the appropriate bake duration based on the component to be removed. For additional considerations see IPC-7711 andIPC-7721.

Derating due to Factory Environmental Conditions

Factory floor life exposures for SMD packages removed from the dry bags will be a function of the ambient environmental conditions. A safe, yet conservative, handling approach is to expose the SMD packages only up to the maximum time limits for each moisture sensitivity level as shown in next table. This approach, however, does not work if the factory humidity or temperature is greater than the testing conditions of 30°C/60% RH. A solution for addressing this problem is to derate the exposure times based on the knowledge of moisture diffusion in the component package materials ref. JESD22-A120). Recommended equivalent total floor life exposures can be estimated for a range of humidities and temperatures based on the nominal plastic thickness for each device.

Table on next page lists equivalent derated floor lives for humidities ranging from 20-90% RH for three temperature, 20°C, 25°C, and 30°C.

Table on next page is applicable to SMDs molded with novolac, biphenyl or multifunctional epoxy mold compounds. The following assumptions were used in calculating this table:

- 1. Activation Energy for diffusion = 0.35eV (smallest known value).
- 2. For ≤60% RH, use Diffusivity = 0.121exp (-0.35eV/kT) mm2/s (this used smallest known Diffusivity @ 30°C).
- 3. For >60% RH, use Diffusivity = 1.320exp (-0.35eV/kT) mm2/s (this used largest known Diffusivity @ 30°C).

Recommended Equivalent Total Floor Life (days) @ 20°C, 25°C & 30°C, 35°C

For ICs with Novolac, Biphenyl and Multifunctional Epoxies (Reflow at same temperature at which the component was classified) Maximum Percent Relative Humidity

Moleton Mol	ximum Percent Relative Humio	•											
Individing POPPs > 84 pin, PUECS (square) PUECS (s			5%	10%	20%	30%	40%	50%	60%	70%	80%	90%	
PLCCs (square)	Including PQFPs >84 pin, PLCCs (square)	Level 2a	∞	∞	94	44	32	26	16	7	5	4	35°C
All MGPs Or All BGAs≥1 mm Level 3 Solution All BGAs≥1 mm Level 3 Solution All BGAs≥1 mm Body Thickness <2.1 mm Body			∞	∞									30°C
December Company Co													25°C
All BGAs≥1 mm	MQFPs		∞	∞									20°C
Level 4	RGAs >1 mm	Level 3	∞										35°C
Level 4	DGA3 21 IIIIII												30°C
Level 4													25°C 20°C
Level 5													
Second		Level 4											35°C
Level S													30°C 25°C
Level 5													20°C
Level 5a		Lovel 5											35°C
Level 5a		Lever3											30°C
Level 5a													25°C
Second			∞										20°C
Body 2.1 mm		Level 5a	∞	1	1	1	1	1	1	1	1		35°C
Body 2.1 mm													30°C
Body 2.1 mm S			∞										25°C
 ≤ Thíckness ≪3.1 mm including № 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			∞							2	2	2	20°C
 ≤ Thíckness ≪3.1 mm including № 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	dy 2.1 mm	Level 2a	∞	∞	∞	∞	58	30	22	3	2	1	35°C
PLCCs (rectangular) 18-32 pin 18-32			∞	∞	∞	∞	86	39	28	4		2	30°C
18-32 pin SOICs (wide body) SOICs ≥20 pins, PQFPs ≤80 pins PQFPs			∞	∞	∞	∞	148						25°C
SOICs (wide body) SOICs ≥20 pins, PQFFs ≤80 pins			∞	∞	∞	∞	∞	69	49	8	5	4	20°C
SOICs ≥20 pins, PQFPs ≤80 pins	•	Level 3	∞	∞	12	9	7	6	5	2	2	1	35°C
PQFPs ≤80 pins			∞	∞									30°C
Level 4													25°C
Level 5	113 200 pili3		∞	∞						7		4	20°C
Level 5		Level 4	∞										35°C
Level 5 S													30°C
Level 5													25°C
Level 5a			∞										20°C
Level 5a Society Soc		Level 5											35°C
Level 5a S S S S S S S S S													30°C 25°C
Level 5a													20°C
Sology Thickness < 2.1 mm Level 2a Sology		Lovel Fo											35°C
Soldy Thickness < 2.1 mm Level 2a Soldy So		Lever 5a											30°C
Body Thickness < 2.1 mm Level 2a													25°C
Body Thickness < 2.1 mm Level 2a													20°C
including SOICs <18 pin SOICs <19 pin SO	dy Thickness < 2.1 mm	Level 2a	∞	∞	∞	∞	∞	∞	17	1	0.5	0.5	35°C
SOICs < 18 pin All TQFPs, TSOPs or All BGAs < 1 mm body thickness Level 3		LCVCI Zu											30°C
Level 3			∞	∞	∞	∞	∞	∞					25°C
All BGAs < 1 mm body thickness	TQFPs, TSOPs		∞	∞	∞	∞	∞	∞	∞	2	2	1	20°C
All BGAs < 1 mm body thickness		Level 3	∞	∞	∞	∞	∞	8	5	1	0.5	0.5	35°C
Level 4			∞	∞	∞	∞	∞		7	1	1	1	30°C
Level 4	ckness		∞	∞	∞	∞	∞						25°C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			∞	∞	∞		∞			2			20°C
		Level 4	∞	∞	∞								35°C
													30°C
Level 5													25°C
∞ ∞ 13 5 3 2 2 1 1 1 ∞ ∞ 18 6 4 3 3 2 1 1		 											20°C
∞ ∞ 18 6 4 3 3 2 1 1		Level 5											35°C
													30°C
w w /n /n n n n 4 / / / I													25°C
		1 1-											20°C
Level 5a ∞ 7 2 1 1 1 1 0.5 0.5		Level 5a											35°C
∞ 10 3 2 1 1 1 1 1 0.5													30°C
∞ 13 5 3 2 2 2 1 1 1 1 ∞ 18 6 4 3 2 2 2 1													25°C 20°C

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. AV02-1947EN - May 29, 2009

