

## 73S8014RN Smart Card Interface

Simplifying System Integration™

**DATA SHEET** 



7816-3



December 2008

#### DESCRIPTION

The Teridian 73S8014RN is a single smart card (ICC) interface circuit, firmware compatible with 8024-type devices for configurations where only asynchronous cards must be supported. It is derived from the 73S8024RN industry-standard electrical interface. The 73S8014RN has been optimized to match most of the typical Set-Top Box / A/V Conditional Access applications. Optimization essentially involved a smaller pin-count and support for single I/O.

The 73S8014RN interfaces with the host processor through the same bus (digital I/Os) as the 73S8024RN, which is compatible with any other 8024-type IC. As a result, the 73S8014RN is a very attractive cost-reduction path from traditional 8024 ICs.

The 73S8014RN has been designed to provide full electrical compliance with ISO 7816-3, EMV 4.0 and NDS specifications.

Interfacing with the system controller is done through a control bus, composed of digital inputs to control the interface, and one interrupt output to inform the system controller of the card presence and faults.

The card clock can be generated by an on-chip oscillator using an external crystal or by connection to an externally supplied clock signal. In addition, the clock divider provides divisor values of divide by 1, 2, 4 and 6 that are compatible with NDS requirements.

The 73S8014RN incorporates an ISO 7816-3 activation/deactivation sequencer that controls the card signals. Level-shifters drive the card signals with the selected card voltage (3V or 5V), coming from an internal Low Drop-Out (LDO) voltage regulator. This LDO regulator is powered by a dedicated power supply input  $V_{PC}.\,$  Digital circuitry is powered separately by a digital power supply  $V_{DD}.\,$  With its embedded LDO regulator, the 73S8014RN is a cost-effective solution for any application where a 5V (typically -5% +10%) power supply is available.

Emergency card deactivation is initiated upon card extraction or upon any fault detected by the protection circuitry. The fault can be a card over-current,  $V_{\text{CC}}$  undervoltage or power supply fault ( $V_{\text{DD}}$ ). The card over-current circuitry is a true current detection function, as opposed to  $V_{\text{CC}}$  voltage drop detection, as usually implemented in non-Teridian 8024 interface ICs.

The  $V_{DD}$  voltage fault has a threshold voltage that can be adjusted with an external resistor network. It allows automated card deactivation at a customized  $V_{DD}$  voltage threshold value. It can be used, for instance, to match the system controller operating voltage range.

#### **APPLICATIONS**

- Set-Top Box Conditional Access and Pay-per-View
- · General purpose smart card readers

#### **ADVANTAGES**

- NDS compliant
- All NDS frequency divider rates of 4.5, 6.75 and 13.5MHz are supported from a 27MHz clock source
- Same advantages as the Teridian 73S80xxR family:
  - Card V<sub>CC</sub> generated by an LDO regulator
  - Very low power dissipation (saves up to 1/2W)
  - Fewer external components are required
  - Better noise performance
- True card over-current detection
- Firmware compatibility with all 8024 ICs
- Small format 20SO package

#### **FEATURES**

- Card Interface:
  - Complies with ISO 7816-3. EMV 4.0 and NDS
  - 73S8014RN device supports 3V / 5V cards up to 65mA
  - ISO 7816-3 Activation / Deactivation sequencer
  - Automated deactivation upon hardware fault (i.e. upon drop on V<sub>DD</sub> power supply or card overcurrent)
  - The V<sub>DD</sub> voltage supervisor threshold value (fault) can be externally adjusted
  - Over-current detection 130mA max
  - Card CLK clock frequency up to 20MHz

#### System Controller Interface:

- 3 Digital inputs control the card activation / deactivation, card reset and card voltage
- 2 Digital inputs control the card clock frequency
- 1 Digital output, interrupt to the system controller, reports to the host the card presence and faults
- Crystal oscillator or host clock, up to 27MHz
- Regulator Power Supply:
  - 4.75V to 5.5V (EMV 4.0)
  - 4.85V to 5.5V (NDS)
- Digital Interfacing: 2.7V to 5.5V
- · 6kV ESD protection on the card interface
- Package: SO 20-pin
- RoHS compliant (6/6) lead-free package

#### **FUNCTIONAL DIAGRAM**




Figure 1: 73S8014RN Block Diagram

# **Table of Contents**

1	Pin	out	. 5
2	Elec	ctrical Specifications	. 8
	2.1	Absolute Maximum Ratings	. 8
	2.2	Recommended Operating Conditions	. 8
	2.3	Package Thermal Parameters	. 8
	2.4	Smart Card Interface Requirements	. 9
	2.5	Characteristics: Digital Signals	11
	2.6	DC Characteristics	
	2.7	Voltage Fault Detection Circuits	12
3	Apr	olications Information	13
	3.1	Example 73S8014RN Schematics	
	3.2	NDS Precautions.	
	3.3	System Controller Interface	
	3.4	Power Supply and Voltage Supervision	
	3.5	Card Power Supply	16
	3.6	On-Chip Oscillator and Card Clock	16
	3.7	Activation Sequence	16
	3.8	Deactivation Sequence	
	3.9	Fault Detection and OFF	19
	3.10	I/O Circuitry and Timing	19
4	Equ	rivalent Circuits	21
5	Med	chanical Drawing	26
6		ering Information	
7		ated Documentation	
8			 27
R			 28

## **Figures**

Figure 1: /3S8014RN Block Diagram	2
Figure 2: 73S8014RN 20-SOP Pin Out	5
Figure 3: 73S8014RN – Typical Application Schematic	. 14
Figure 4: Activation Sequence – RSTIN Low When CMDVCC Goes Low	. 16
Figure 5: Activation Sequence – RSTIN High When CMDVCC Goes Low	. 17
Figure 6: Deactivation Seguence	. 18
Figure 7: Timing Diagram – Management of the Interrupt Line OFF	. 19
Figure 8: I/O and I/OUC State Diagram	. 20
Figure 9: I/O – I/OUC Delays – Timing Diagram	20
Figure 10: Open Drain type – <del>OFF</del>	. 21
Figure 11: Power Input/Output Circuit, V <sub>DD</sub> , V <sub>PC</sub> , V <sub>CC</sub>	. 21
Figure 12: Type 5 – Smart Card CLK Driver Circuit	
Figure 13: Type 6 – Smart Card RST Driver Circuit	. 22
Figure 14: Type 7A – Smart Card IO Interface Circuit	. 23
Figure 15: Type 7B – Smart Card IOUC Interface Circuit	. 23
Figure 16: Type 8 – General Input Circuit	. 24
Figure 17: Oscillator Circuit	
Figure 18: VDD <sub>FLT_ADJ</sub>	
Figure 19: Mechanical Drawing 20-Pin SO Package	. 26
Tables	
140100	
Table 1: 73S8014RN 20-Pin SOP Pin Definitions	6
Table 2: Absolute Maximum Device Ratings	8
Table 3: Recommended Operating Conditions	
Table 4: Package Thermal Parameters	
Table 5: DC Smart Card Interface Requirements	9
Table 6: Digital Signals Characteristics	. 11
Table 7: DČ Characteristics	
Table 8: Voltage Fault Detection Circuits	. 12
Table 9: Order Numbers and Packaging Marks	. 27

#### 1 Pinout

The 73S8014RN is supplied as 20-pin SO package.




Figure 2: 73S8014RN 20-SOP Pin Out

Table 1 provides the 73S8014RN pin names, pin numbers, type, equivalent circuits and descriptions.

Table 1: 73S8014RN 20-Pin SOP Pin Definitions

Pin Name	Pin Number	Туре	Equivalent Circuit	Description				
Card Interface								
I/O	14	Ю	Figure 14	Card I/O: Data signal to/from card. Includes an 11K pull-up resistor to $V_{\text{CC.}}$				
RST	15	0	Figure 13	Card reset: provides reset (RST) signal to card.				
CLK	17	0	Figure 12	Card clock: provides clock signal (CLK) to card. The rate of this clock is determined by the external crystal frequency or frequency of the external clock signal applied on XTALIN and CLKDIV selections.				
PRES	19	_	Figure 16	Card Presence switch: active high indicates card is present. Includes a high-impedance pull-down current source.				
VCC	18	PSO	Figure 11	Card power supply – logically controlled by sequencer, output of LDO regulator. Requires an external filter capacitor to the card GND.				
GND	16	GND	-	Card ground.				
<b>Host Processor</b>	Interface							
CMDVCC	6	ı	Figure 16	Command VCC (negative assertion): Logic low on this pin causes the LDO regulator to ramp the $V_{\text{CC}}$ supply to the card and initiates a card activation sequence, if a card is present.				
5V/3 <del>V</del>	7	I	Figure 16	5 volt / 3 volt card selection: Logic high selects 5 volts for $V_{CC}$ and card interface, logic low selects 3 volt operation. When the part is to be used with a single card voltage, this pin should be tied to either GND or $V_{DD}$ . However, it includes a high impedance pull-up resistor to default this pin high (selection of 5V card) when not connected. This pin shall not be changed when $\overline{CMDVCC}$ is low.				
CLKDIV1 CLKDIV2	20 5	I	Figure 16	Sets the divide ratio from the XTAL oscillator (or external clock input) to the card clock. These pins include a pull-up resistor for CLKDIV1 and CLKLDIV2 to provide a default rate of divide by two.  CLKDIV1 CLKDIV2 CLOCK RATE  0 0 XTALIN/6  0 1 XTALIN/4  1 1 XTALIN/2  1 0 XTALIN				
OFF	1	0	Figure 10	Interrupt signal to the processor. Active Low - Multi-function indicating fault conditions and card presence. Open drain output configuration – It includes an internal $20k\Omega$ pull-up to $V_{DD}$ .				
RSTIN	2	I	Figure 16	Reset Input: This signal is the reset command to the card.				
I/OUC	3	Ю	Figure 15	System controller data I/O to/from the card. Includes an 11K pull-up resistor to $V_{\text{DD.}}$				

Miscellaneous Ir	nputs and	Output	s			
			Crystal oscillator input: can either be connected to crystal or driven as a source for the card clock.			
				Crystal oscillator output: connected to crystal. Left open if XTALIN is being used as external clock input.		
VDDF_ADJ	12		Figure 18 $V_{DD}$ fault threshold adjustment input: this pin can be used to adjust the $V_{DDF}$ value (that controls deactivation of the card). Must be left open if unused.			
Power Supply ar	nd Ground	t				
VDD	13	PSO	Figure 11	System interface supply voltage and supply voltage for internal circuitry.		
VPC	4	PSO	Figure 11	LDO regulator power supply source.		
TEST	11		_	Test pin. Should be tied to GND.		
GND	8	GND	_	Digital ground.		

### 2 Electrical Specifications

This section provides the following:

- Absolute maximum ratings
- Recommended operating conditions
- Package thermal parameters
- Smart card interface requirements
- Digital signals characteristics
- DC Characteristics
- Voltage Fault Detection Circuits

### 2.1 Absolute Maximum Ratings

Table 2 lists the maximum operating conditions for the 73S8014RN. Permanent device damage may occur if absolute maximum ratings are exceeded. Exposure to the extremes of the absolute maximum rating for extended periods may affect device reliability. The smart card interface pins are protected against short circuits to  $V_{\text{CC}}$ , ground, and each other.

Parameter	Rating
Supply Voltage V <sub>DD</sub>	-0.5 to 6.0 VDC
Supply Voltage V <sub>PC</sub>	-0.5 to 6.0 VDC
Input Voltage for Digital Inputs	-0.3 to (V <sub>DD</sub> +0.5) VDC
Storage Temperature	-60 to 150°C
Pin Voltage (except card interface)	-0.3 to (V <sub>DD</sub> +0.5) VDC
Pin Voltage (card interface)	-0.3 to (V <sub>CC</sub> + 0.5) VDC
ESD Tolerance – Card interface pins	+/- 6kV
ESD Tolerance – Other pins	+/- 2kV

**Table 2: Absolute Maximum Device Ratings** 

### 2.2 Recommended Operating Conditions

Function operation should be restricted to the recommended operating conditions specified in Table 3.

 $\begin{tabular}{lll} \textbf{Parameter} & \textbf{Rating} \\ Supply Voltage $V_{DD}$ & 2.7 to 5.5 VDC \\ Supply Voltage $V_{PC}$ & 4.75 to 5.5 VDC \\ Ambient Operating Temperature & -40 ^{\circ}C to +85 ^{\circ}C \\ Input Voltage for Digital Inputs & 0V to $V_{DD}$ + 0.3V \\ \end{tabular}$ 

**Table 3: Recommended Operating Conditions** 

## 2.3 Package Thermal Parameters

Error! Reference source not found. lists the 73S8014RN Smart Card package thermal parameters.

**Table 4: Package Thermal Parameters** 

Parameter	Rating		
20 SO	50°C / W		

<sup>\*</sup> Note: ESD testing on smart card pins is HBM condition, 3 pulses, each polarity referenced to ground. Note: Smart Card pins are protected against shorts between any combinations of Smart Card pins.

### 2.4 Smart Card Interface Requirements

Table 5 lists the 73S8014RN Smart Card interface requirements.

**Table 5: DC Smart Card Interface Requirements** 

Symbol	Parameter	Condition	Min	Nom	Max	Unit
General c	er Supply ( $V_{cc}$ ) Regulonditions, -40°C < T < litions, 4.85V < $V_{PC}$ < 5	$85^{\circ}$ C, $4.75V < V_{PC} < 5.5V$ , $2.7V < V_{DD} < 5$	.5V			
		Inactive mode	-0.1		0.1	V
		Inactive mode, I <sub>CC</sub> = 1mA	-0.1		0.4	V
		Active mode; I <sub>CC</sub> <65mA; 5V	4.65		5.25	V
		Active mode; I <sub>CC</sub> <65mA; 5V, NDS condition	4.75		5.25	V
		Active mode; I <sub>CC</sub> <65mA; 3V	2.85		3.15	V
	Card supply voltage	Active mode; single pulse of 100mA for 2μs; 5V, fixed load = 25mA	4.6		5.25	٧
$V_{CC}$	including ripple and noise	Active mode; single pulse of 100mA for 2μs; 3V, fixed load = 25mA	2.76		3.2	V
		Active mode; current pulses of 40nAs with peak  I <sub>CC</sub>   <200mA, t <400ns; 5V	4.6		5.25	V
		Active mode; current pulses of 40nAs with peak  I <sub>CC</sub>   <200mA, t <400ns; 5V, NDS condition	4.65		5.25	٧
		Active mode; current pulses of 40nAs with peak  I <sub>CC</sub>   <200mA, t <400ns; 3V	2.76		3.15	V
$V_{\text{CCrip}}$	V <sub>CC</sub> Ripple	$f_{RIPPLE} = 20K - 200MHz$			350	mV
I <sub>CCmax</sub>	Card supply output	Static load current, V <sub>CC</sub> >4.6 or 2.7 volts as selected	65			mA
30	current	Static load current, V <sub>CC</sub> >1.62 <sup>(1)</sup>	40			mA
I <sub>CCF</sub>	I <sub>CC</sub> fault current		70		130	mA
$V_{SR}$	V <sub>CC</sub> slew rate, rise	$C_F = 1.0 \mu F$ on $V_{CC}$	0.06	0.150	0.30	V/μs
V <sub>SF</sub>	V <sub>CC</sub> slew rate, fall	$C_F = 1.0 \mu F$ on $V_{CC}$	0.075	0.150	0.60	V/μs
C <sub>FNDS</sub>	External filter cap (V <sub>CC</sub> to GND)	NDS applications, $C_F$ should be ceramic with low ESR (<100m $\Omega$ ).	0.5	1.0	1.5	μF

Symbol	Parameter	Condition	Min	Nom	Max	Unit
Interface	Requirements – Data Signals:	/O and Host Interface	s: I/OUC.			
I <sub>SHORTL</sub> , I <sub>SH</sub>	<sub>IORTH</sub> , and V <sub>INACT</sub> requirements o	do not pertain to I/OU	<b>)</b> .			
	Output lovel high (I/OLIC)	I <sub>OH</sub> =0	0.9 V <sub>DD</sub>		V <sub>DD</sub> +0.1	V
	Output level, high (I/OUC)	I <sub>OH</sub> = -40μA	0.75 V <sub>DD</sub>		V <sub>DD</sub> +0.1	V
$V_{OH}$		I <sub>OH</sub> =0	0.9 V <sub>CC</sub>		V <sub>CC</sub> +0.1	V
	Output level, high (I/O)	$I_{OH} = -40 \mu A \text{ (V}_{CC} = 3/5 \text{V)}$	0.75 V <sub>CC</sub>		V <sub>CC</sub> +0.1	V
	Output level, low (I/OUC)	I <sub>OL</sub> =1mA			0.3	V
$V_{OL}$	Outset level leve (I/O)	Vcc = 5V			0.45	V
	Output level, low (I/O)	Vcc = 3V			0.2	V
	Input level, high (I/OUC)		0.6 V <sub>DD</sub>		V <sub>DD</sub> +0.30	V
$V_{IH}$	Input level, high (I/O)		0.6 V <sub>CC</sub>		V <sub>CC</sub> +0.30	V
. ,	Input level, low		-0.3		0.8	V
$V_{IL}$	Input level, low (I/O)	Vcc = 5V, 3V	-0.3		0.8	V
	Output voltage when outside of session	I <sub>OL</sub> = 0			0.1	V
$V_{INACT}$		I <sub>OL</sub> = 1mA			0.3	V
I <sub>LEAK</sub>	Input leakage	V <sub>IH</sub> = V <sub>CC</sub>			10	μΑ
I <sub>IL</sub>	Input current, low	V <sub>IL</sub> = 0			0.65	mA
I <sub>SHORTL</sub>	Short circuit output current	For output low, shorted to $V_{CC}$ through 33 $\Omega$			15	mA
I <sub>SHORTH</sub>	Short circuit output current	For output high, shorted to ground through 33 $\Omega$			15	mA
t <sub>R</sub> , t <sub>F</sub>	Output rise time, fall times	C <sub>L</sub> = 80pF, 10% to 90%.			100	ns
t <sub>IR</sub> , t <sub>IF</sub>	Input rise, fall times				1	μS
R <sub>PU</sub>	Internal pull-up resistor	Output stable for >400ns	8	11	14	kΩ
$FD_MAX$	Maximum data rate				1	MHz
T <sub>FDIO</sub>	Delay, I/O to I/OUC, I/OUC to I/O, (respectively falling edge	Edge from master to slave, measured at	60	100	200	ns
$T_{RDIO}$	to falling edge and rising edge to rising edge)	50%		15		ns
$C_{IN}$	Input capacitance				10	pF

Symbol	Parameter	Condition	Min	Nom	Max	Unit
Reset and	Clock for Card Interface, R	ST, CLK				
V <sub>OH</sub>	Output level, high	I <sub>OH</sub> =-200μA	0.9 V <sub>CC</sub>		V <sub>CC</sub>	V
W	Output laval lav	$I_{OL}$ =200 $\mu$ A, $V_{CC}$ = 5 $V$	0		0.45	V
$V_{OL}$	Output level, low	$I_{OL}$ =200 $\mu$ A, $V_{CC}$ = 3 $V$	0		0.2	V
V	Output voltage when	I <sub>OL</sub> = 0			0.1	V
$V_{INACT}$	outside of session	I <sub>OL</sub> = 1mA			0.3	V
I <sub>RST_LIM</sub>	Output current limit, RST				30	mA
I <sub>CLK_LIM</sub>	Output current limit, CLK				70	mA
CLK <sub>SR3V</sub>	CLK slew rate	<	0.3			V/ns
CLK <sub>SR5V</sub>	CLK slew rate	Vcc = 5V	0.5			V/ns
	Outrot vice time fall time	C <sub>L</sub> = 35pF for CLK, 10% to 90%			8	ns
t <sub>R</sub> , t <sub>F</sub>	Output rise time, fall time	C <sub>L</sub> = 200pF for RST, 10% to 90%			100	ns
δ	Duty cycle for CLK	$C_L$ =35pF, $F_{CLK} \le 20MHz$ $C_L$ =35pF	45		55	%

## 2.5 Characteristics: Digital Signals

Table 6 lists the 73S8014RN digital signals characteristics.

**Table 6: Digital Signals Characteristics** 

Symbol	Parameter	Condition	Min	Nom	Max	Unit
Digital I/O	Except for XTALIN and XTALO	UT				
V <sub>IL</sub>	Input Low Voltage		-0.3		0.8	V
V <sub>IH</sub>	Input High Voltage		1.8		V <sub>DD</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2mA			0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	V <sub>DD</sub> - 0.45			V
R <sub>OUT</sub>	Pull-up resistor, OFF		16	20	24	kΩ
I <sub>IL1</sub>	Input Leakage Current	$GND < V_{IN} < V_{DD}$	-5		5	μΑ
I <sub>IL2</sub>	Input Leakage Current	$GND < V_{IN} < V_{DD}$ CLKDIV2 only	-15		15	μΑ

Oscillato	Oscillator (XTALIN) I/O Parameters									
V <sub>ILXTAL</sub>	Input Low Voltage - XTALIN		-0.3		$0.3~V_{DD}$	<b>V</b>				
V <sub>IHXTAL</sub>	Input High Voltage - XTALIN		0.7 V <sub>DD</sub>		V <sub>DD</sub> +0.3	V				
I <sub>ILXTAL</sub>	Input Current - XTALIN	$GND < V_{IN} < V_{DD}$	-30		30	μA				
f <sub>MAX</sub>	Max freq. Osc or external clock				27	MHz				
δin	External input duty cycle limit	tR/F < 10% fIN, $45\% < \delta_{CLK} < 55\%$	48		52	%				

#### 2.6 DC Characteristics

Table 7 lists the 73S8014RN DC characteristics.

**Table 7: DC Characteristics** 

Symbol	Parameter	Condition	Min	Nom	Max	Unit
	Supply Current	12 MHz XTAL		2.7	7.0	mA
		Ext CLK, V <sub>DD</sub> = 2.7 – 3.6V, V <sub>CC</sub> Off		1.7		mA
I <sub>DD</sub>		Ext CLK, V <sub>DD</sub> = 2.7 – 3.6V, V <sub>CC</sub> On		2.2		mA
		Ext CLK, $V_{DD} = 4.5 - 5.5V$ , $V_{CC}$ Off		2.7		mA
		Ext CLK, V <sub>DD</sub> = 4.5 – 5.5V, V <sub>CC</sub> On		3		mA
I <sub>PC</sub>	Supply Current	V <sub>CC</sub> on, ICC=0 I/O, AUX1, AUX2=high, Clock not toggling		450	700	μА
I <sub>PCOFF</sub>	$V_{PC}$ supply current when $V_{CC} = 0$	CMDVCC High		345	650	μΑ

## 2.7 Voltage Fault Detection Circuits

Table 8 lists the 73S8014RN Voltage Fault Detection Circuits.

**Table 8: Voltage Fault Detection Circuits** 

Symbol	Parameter	Condition	Min	Nom	Max	Unit
V <sub>DDF</sub>	V <sub>DD</sub> fault (V <sub>DD</sub> Voltage supervisor threshold)	No external resistor on VDDF_ADJ pin	2.15		2.4	V
V <sub>CCF</sub>	V <sub>CC</sub> fault (V <sub>CC</sub> Voltage supervisor threshold)	V <sub>CC</sub> = 5v			4.6	V
		V <sub>CC</sub> = 3v			2.7	V

## 3 Applications Information

This section provides general usage information for the design and implementation of the 73S8014RN. The documents listed in Related Documentation provide more detailed information.

#### 3.1 Example 73S8014RN Schematics

Figure 3 shows a typical application schematic for the implementation of the 73S8014RN.

Note that minor changes may occur to the reference material from time to time and the reader is encouraged to contact Teridian for the latest information.

#### 3.2 NDS Precautions

Preliminary testing against the NDS specification has found that the coupled noise level on the I/O signal may approach the maximum NDS limits. Teridian recommends adding capacitor footprints on the CLK, RST and I/O signals for addition of small capacitors to filter system noise if needed. These footprints should be added at or near the smart card connector interface. A typical value of 27pF has been found to reduce the noise to acceptable levels where the noise is an issue. In addition, Teridian recommends the addition of a 0 ohm series resistor in the CLK path. If the CLK output is found to generate too much system noise, a small resistor can be substituted to create a small RC network to slow the CLK edges and reduce the CLK noise to the rest of the system. The amount of the noise being generated from the CLK signal depends on many factors including; board layout and component placement, clock input source, distance between 8014 and the card interface, etc. Lastly, some isolation between the CLK signal should be provided against all other system signals, especially the RST and I/O signals.




Figure 3: 73S8014RN - Typical Application Schematic

#### 3.3 System Controller Interface

Three digital inputs allow direct control of the card interface by the host. The 73S8014RN is controlled as follows:

- Pin CMDVCC: When asserted low, starts an activation sequence
- Pin RSTIN: controls the card RST signal (when enabled by the sequencer)
- Pin  $5V/\overline{3V}$ : Defines the card  $V_{DD}$  voltage (5V when high and 3V when low)

Interrupt output to the host: As long as the card is not activated, the  $\overline{OFF}$  pin informs the host about the card presence only (Low = No card in the reader). When  $\overline{CMDVCC}$  is asserted low (Card activation sequence requested from the host), low level on  $\overline{OFF}$  means a fault has been detected (e.g. card removal during card session, voltage fault, or over-current fault) that automatically initiates a deactivation sequence.

#### 3.4 Power Supply and Voltage Supervision

The Teridian 73S8014RN smart card interface ICs incorporate a LDO voltage regulator for  $V_{CC}$ . The voltage output is controlled by the digital input  $5V/\overline{3V}$  of the 73S8014RN. This regulator is able to provide either 3V or 5V card voltage from the power supply applied on the  $V_{PC}$  pin. The voltage regulator can provide a current of at least 65mA on  $V_{CC}$  for both 3V and 5V that complies with EMV 4.0 and NDS specifications.

Digital circuitry is powered by the power supply applied on the VDD pin.  $V_{DD}$  also defines the voltage range to interface with the system controller. A card deactivation sequence is forced upon fault of any of this voltage supervisor. One voltage supervisor constantly monitors the  $V_{DD}$  voltage. It is used to initialize the ISO-7816-3 sequencer at power-on, and to deactivate the card at power-off or upon fault. The voltage threshold of the  $V_{DD}$  voltage supervisor is internally set by default to 2.26V nominal. However, it may be desirable, in some applications, to modify this threshold value.

The method of adjusting the  $V_{DD}$  fault voltage is to use a resistive network of R3 from the VDDF\_ADJ pin to  $V_{DD}$  supply and R1 from the VDDF\_ADJ pin to ground (see application schematics). In order to set the new threshold voltage, the equivalent voltage divider ratio must be determined. This ratio value will be designated Kx. Kx is defined as R1/(R1+R3). Kx is calculated as:

 $Kx = (2.71 / V_{TH}) - 0.595$  where  $V_{TH}$  is the desired new threshold voltage.

To determine the values of R1 and R3, use the following formulas (the parallel resistance of R1 and R3 is selected to be 24000 ohms)

```
R3 = 24000 / Kx R1 = R3*(Kx / (1 - Kx))
```

Taking the example above, where a V<sub>DD</sub> fault threshold voltage of 2.6V is desired, solving for Kx gives:

```
\rightarrow Kx = (2.71 / 2.6) - 0.595 = 0.4473.
```

Solving for R3 gives:  $\rightarrow$  R3 = 24000 / 0.4473 = 53654.

Solving for R1 gives:  $\rightarrow$  R1 = 58752 \*(0.4473 / (1 – 0.4473)) = 43422.

Using standard 1 % resistor values gives R3 = 53.6K $\Omega$  and R1 = 43.2K $\Omega$ .

Using 1% external resistors and a parallel resistance of 24K ohms will result in a +/- 6% tolerance in the value of VDD Fault. The sources of variation due to integrated circuit process variations and mismatches include the internal reference voltage (less than +/- 1%), the internal comparator hysteresis and offset (less than +/- 1.7% for part-to-part, processing and environment), the internal resistor value mismatch and value variations (less than 1.8%), and the external resistor values (1%).

If the 2.26V default threshold is used, this pin must be left unconnected.

Note: Since the  $V_{DD}$  and the  $V_{PC}$  power supplies are separate, special care must be taken to insure that the  $V_{PC}$  voltage is greater than 4.85V before beginning a card session. In addition, VDD must be greater than the threshold for VDD fault before card activation. Card activation begins on the falling edge of  $\overline{CMDVCC}$  and therefore it must be at VDD when the VDD and VPC supplies power up. When turning off power to the  $V_{DD}$  and the  $V_{PC}$  power supplies, the card session should be terminated before shutdown or the  $V_{PC}$  power supply must remain higher than 4.85V when the VDD fault is detected and the emergency deactivation sequence is completed.

### 3.5 Card Power Supply

The card power supply is internally provided by the LDO regulator, and controlled by the digital ISO-7816-3 sequencer.

### 3.6 On-Chip Oscillator and Card Clock

The 73S8014RN devices have an on-chip oscillator that can generate the smart card clock using an external crystal (connected between the pins XTALIN and XTALOUT) to set the oscillator frequency. When the clock signal is available from another source, it can be connected to the pin XTALIN, and the pin XTALOUT should be left unconnected. The 73S8014RN is capable of generating the 4.5, 6.75 and 13.5MHz NDS clock frequencies using a crystal or external source set at 27MHz.

The card clock frequency may be chosen between 4 different division rates, defined by digital inputs CLKDIV 1 and CLKDIV 2, as per the following table:

CLKDIV1	CLKDIV2	CLK	Max XTALIN
0	0	1/6 XTALIN	27MHz
0	1	1/4 XTALIN	27MHz
1	0	XTALIN	20MHz
1	1	½ XTALIN	27MHz

#### 3.7 Activation Sequence

The 73S8014RN smart card interface ICs have an internal 10ms delay on the application of  $V_{DD}$  where  $V_{DD}$  >  $V_{DDF}$ . No activation is allowed during this 10ms period. The CMDVCC (edge triggered) signal must then be set low to activate the card. In order to initiate activation, the card must be present; there can be no  $V_{DD}$  fault.

The following steps show the activation sequence and the timing of the card control signals when the system controller sets CMDVCC low while the RSTIN is low:

- CMDVCC is set low at t<sub>0</sub>.
- $V_{CC}$  will rise to the selected level and then the internal  $V_{CC}$  control circuit checks the presence of  $V_{CC}$  at the end of  $t_1$ . In normal operation, the voltage  $V_{CC}$  to the card becomes valid before  $t_1$ . If  $V_{CC}$  is not valid at  $t_1$ , the OFF goes low to report a fault to the system controller, and  $V_{CC}$  to the card is shut off.
- Turn I/O to reception mode at t<sub>2</sub>.
- CLK is applied to the card at t<sub>3</sub>.
- RST is a copy of RSTIN after t<sub>3</sub>.




Figure 4: Activation Sequence – RSTIN Low When CMDVCC Goes Low

The following steps show the activation sequence and the timing of the card control signals when the system controller pulls the CMDVCC low while the RSTIN is high:

- CMDVCC is set low at t<sub>0</sub>.
- $V_{CC}$  will rise to the selected level and then the internal  $V_{CC}$  control circuit checks the presence of  $V_{CC}$  at the end of  $t_1$ . In normal operation, the voltage  $V_{CC}$  to the card becomes valid before  $t_1$ . If  $V_{CC}$  is not valid at  $t_1$ , the OFF goes low to report a fault to the system controller, and  $V_{CC}$  to the card is shut off.
- At the fall of RSTIN at t2, CLK is applied to the card
- RST is a copy of RSTIN after t<sub>2</sub>.




Figure 5: Activation Sequence – RSTIN High When CMDVCC Goes Low

#### 3.8 Deactivation Sequence

Deactivation is initiated either by the system controller by setting the CMDVCC high, or automatically in the event of hardware faults. Hardware faults are over-current,  $V_{DD}$  fault,  $V_{CC}$  fault, and card extraction during the session.

The following steps show the deactivation sequence and the timing of the card control signals when the system controller sets the CMDVCC high or OFF goes low due to a fault or card removal:

- RST goes low at the end of t<sub>1</sub>.
- CLK is set low at the end of t<sub>2</sub>.
- I/O goes low at the end of t<sub>3</sub>. Out of reception mode.
- V<sub>CC</sub> is shut down at the end of time t<sub>4</sub>. After a delay t<sub>5</sub> (discharge of the V<sub>CC</sub> capacitor), V<sub>CC</sub> is low.




Figure 6: Deactivation Sequence

### 3.9 Fault Detection and OFF

There are two different cases that the system controller can monitor the  $\overline{\mathsf{OFF}}$  signal: to query regarding the card presence outside card sessions, or for fault detection during card sessions.

Outside a card session: In this condition,  $\overline{\text{CMDVCC}}$  is always high,  $\overline{\text{OFF}}$  is low if the card is not present, and high if the card is present. Because it is outside a card session, any fault detection will not act upon the  $\overline{\text{OFF}}$  signal. No deactivation is required during this time.

During a card session:  $\overline{\text{CMDVCC}}$  is always low, and  $\overline{\text{OFF}}$  falls low if the card is extracted or if any fault detection is detected. At the same time that  $\overline{\text{OFF}}$  is set low, the sequencer starts the deactivation process.

Figure 7 shows the timing diagram for the signals CMDVCC, PRES, and OFF during a card session and outside the card session:




Figure 7: Timing Diagram – Management of the Interrupt Line OFF

#### 3.10 I/O Circuitry and Timing

The state of the I/O pin is low after power on reset and it goes high when the activation sequencer turns on the I/O reception state. See the Activation Sequence section for details on when the I/O reception is enabled. The state of I/OUC is high after power on reset.

Within a card session and when the I/O reception state is turned on, the first I/O line on which a falling edge is detected becomes the input I/O line and the other becomes the output I/O line. When the input I/O line rising edge is detected then both I/O lines return to their neutral state.

Note: In certain situations and conditions, the I/O logic can get confused if the host and the card attempt to drive the IOUC and the I/O signal low at the same time. It should be noted that this is an illegal condition as all card communication is initiated by the host with a command/response protocol. The next host command should not be sent until a valid response has been completely received from the card. However, if this condition should occur, the 8014 may set both the IOUC and the I/O as outputs where they are both driven low at the same time. When either side drives their respective signal high, then this mode should be released. However, if there is a series resistance between the host and the 8014, then there may not be enough drive to release this mode. If the series resistance is greater than about 100 ohms, then this may cause this mode to become locked for the duration of the card session. If the host detects this condition (IOUC held low for more than one byte time), the card session must be terminated and restarted.

Figure 8 shows the state diagram of how the I/O and I/OUC lines are managed to become input or output. The delay between the I/O signals is shown in Figure 9.




Figure 8: I/O and I/OUC State Diagram




Figure 9: I/O – I/OUC Delays – Timing Diagram

## 4 Equivalent Circuits

This section provides illustrations of circuits equivalent to those described in the pinout section.




Figure 10: Open Drain type – OFF




Figure 11: Power Input/Output Circuit, V<sub>DD</sub>, V<sub>PC</sub>, V<sub>CC</sub>




Figure 12: Type 5 – Smart Card CLK Driver Circuit




Figure 13: Type 6 - Smart Card RST Driver Circuit




Figure 14: Type 7A – Smart Card IO Interface Circuit





Figure 15: Type 7B – Smart Card IOUC Interface Circuit



Note: Pins  $\overline{\text{CMDVCC}}$ , 5V/ $\overline{\text{3V}}$ , CLKDIV1 and CLKDIV2 have the pull-up enabled. Pins RSTIN, CLKIN, PRES have the pull-down enabled.

Figure 16: Type 8 - General Input Circuit




Figure 17: Oscillator Circuit




Figure 18: VDD<sub>FLT\_ADJ</sub>

# 5 Mechanical Drawing




Figure 19: Mechanical Drawing 20-Pin SO Package

### 6 Ordering Information

Table 9 lists the order numbers and packaging marks used to identify 73S8014RN products.

**Table 9: Order Numbers and Packaging Marks** 

Part Description	Order Number	Packaging Mark
73S8014RN 20-pin Lead-Free	73S8014RN-IL/F	73S8014RN
73S8014RN 20-pin Lead-Free Tape / Reel	73S8014RN-ILR/F	73S8014RN

#### 7 Related Documentation

The following 73S8014RN document is available from Teridian Semiconductor Corporation:

73S8014R/RN/RT 20SO Demo Board User Manual

#### 8 Contact Information

For more information about Teridian Semiconductor products or to check the availability of the 73S8014RN, contact us at:

6440 Oak Canyon Road Irvine, CA 92618-5201

Telephone: (714) 508-8800 FAX: (714) 508-8878

Email: scr.support@teridian.com

For a complete list of worldwide sales offices, go to http://www.teridian.com.

#### **Revision History**

Revision	Date	Description
1.0	12/22/2008	First publication.

© 2008 Teridian Semiconductor Corporation. All rights reserved.

Teridian Semiconductor Corporation is a registered trademark of Teridian Semiconductor Corporation.

Simplifying System Integration is a trademark of Teridian Semiconductor Corporation.

All other trademarks are the property of their respective owners.

Teridian Semiconductor Corporation makes no warranty for the use of its products, other than expressly contained in the Company's warranty detailed in the Teridian Semiconductor Corporation standard Terms and Conditions. The company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice and does not make any commitment to update the information contained herein. Accordingly, the reader is cautioned to verify that this document is current by comparing it to the latest version on http://www.teridian.com or by checking with your sales representative.

Teridian Semiconductor Corp., 6440 Oak Canyon Rd., Suite 100, Irvine, CA 92618 TEL (714) 508-8800, FAX (714) 508-8877, http://www.Teridian.com