

ST1S14

Up to 3 A step down switching regulator

Features

- 3 A DC output current
- Operating input voltage from 5.5 V to 48 V
- 850 kHz internally fixed switching frequency
- Internal soft start
- Power good open collector output
- Current mode architecture
- Embedded compensation network
- Zero load current operation
- Internal current limiting
- Inhibit for zero current consumption
- 2 mA maximum quiescent current over temperature range
- 250 mΩ typical R_{DS(on)}
- Thermal shutdown

Application

Factory automation **Printers** DC-DC modules

High current LED drivers

Figure 1. Application schematic

Description

The ST1S14 is a step down monolithic power switching regulator able to delivers up to 3 A DC current to the load depending on the application conditions. The high current level is also achieved thanks to an HSOP8 package with exposed frame, that allows to reduce the $R_{th(JA)}$ down to approximately 40 °C/W. The output voltage can be set from 1.22 V. The device uses an internal Nchannel DMOS transistor (with a typical $R_{DS(on)}$ of 200 m Ω) as switching element to minimize the size of the external components. The internal oscillator fixes the switching frequency at 850 kHz. Power good open collector output validates the regulated output voltage as soon as it reaches the regulation. Pulse by pulse current limit offers an effective constant current short circuit protection. Current foldback decreases overstress in persistent short circuit condition.

October 2010 **Doc ID 17977 Rev 1** 2010 **Doc ID 17977 Rev 1**

Contents

1 Pin settings

1.1 Pin connection

Figure 2. Pin connection (top view)

1.2 Pin description

Table 1. Pin description

1.3 Enable inputs

Table 2. Truth table

2 Electrical data

2.1 Maximum ratings

Table 3. Absolute maximum ratings

2.2 Thermal data

Table 4. Thermal data

2.3 ESD protection

Table 5. ESD protection

3 Electrical characteristics

All the population tested at $T_J = 25 °C$, $V_{CC} = 12 V$, $V_{EN1} = 5 V$, $V_{EN2} = 0 V$ unless otherwise specified.

The specification is guaranteed from (-40 to +125) T_J temperature range by design, characterization and statistical correlation.

Symbol	Parameter	Test condition		Min	Typ	Max	Unit	
V_{IN}	Operating input voltage range			5.5		48	v	
$R_{DS(on)}$	MOSFET on resistance	$ISW=1A$			0.2	0.4	Ω	
I_{SW}	Maximum limiting current			3.7	4.5	5.2	A	
^t HICCUP	Hiccup time				16		ms	
f_{SW}	Switching frequency			600	850	1000	kHz	
	Duty cycle		(1)		90		$\%$	
T _{ON MIN}	Minimum conduction time of the power element		(1)		90		ns	
TOFF MIN	Minimum conduction time of the external diode		(1)	75	90	120	ns	
DC characteristics								
	Voltage feedback	I _{LOAD} =0 A		1.202	1.22	1.239	V	
V_{FB}		I _{LOAD} =10 mA to 3A		1.196	1.22	1.245	v	
I_{FB}	FB biasing current				50		nA	
I_q	Quiescent current	$VFB=2V$			1.3	2	mA	
		$V_{FB} = 2V, V_{IN} = 48V$			1.7	2.4	mA	
l _{qst-by}	Stand-by quiescent current	DEVICE OFF (see Table 2					μ	
					$0.92*$ V_{OUT}		v	
		V _{FR} falling edge			$0.8*$ V_{OUT}		v	
	PG output voltage (open collector active)	$I_{SINK} = 6mA$				0.4	\vee	

Table 6. Electrical characteristics

Symbol	Parameter	Test condition	Min	Typ	Max	Unit		
Inhibit								
$V_{\overline{EN1}}$	Enable 1 levels	Device ON V _{IN} =5.5V to 48V				0.5	V	
		Device OFF V _{IN} =5.5V to 48V		1.5			v	
EN1	Enable 1 biasing current	V _{EN1} =5V			1.6	2.5	μA	
V_{EN2}	Enable 2 levels	Device ON $V_{IN} = 5.5V$ to 48V		1.5			\vee	
		Device OFF V _{IN} =5.5V to 48V				0.5	V	
I _{EN2}	Enable 2 biasing current	$V_{EN1}=0V$; $V_{EN2}=0V$		-1.0	-2.4	-3.7	μA	
		$V_{EN1} = 0V; V_{EN2} = 12V$		2.7	5.8	8.5	μA	
		$V_{FN1} = 0V$; $V_{CC} = V_{FN2} = 48V$		3.0	6.0	9.0	μA	
Thermal shutdown								
T _{SHDWN}	Thermal shutdown temperature		(1)	140	150	160	°C	
T_{HYS}	Thermal shutdown hysteresis		(1)		15		°C	

Table 6. Electrical characteristics (continued)

1. Parameter guaranteed by design

4 Functional description

The ST1S14 is based on a "peak current mode", constant frequency control. As a consequence the intersection between the error amplifier output and the sensed inductor current generates the control signal to drive the power switch.

The main internal blocks shown in the block diagram in *Figure 3* are:

- A fully integrated sawtooth oscillator with a typical frequency of 850 kHz
- A transconductance error amplifier
- An high side current sense amplifier to track the inductor current
- A pulse width modulator (PWM) comparator and the circuitry necessary to drive the internal power element
- The soft start circuitry to decrease the inrush current at power-up
- The current limitation circuit based on the pulse by pulse current protection with frequency divider based on FB voltage and the HICCUP protection
- The bootstrap circuitry to drive the embedded N-MOS switch.
- A multi input inhibit block for stand-by operation.
- A circuit to implement the thermal protection function.

Figure 3. Device block diagram

4.1 Power supply and voltage reference

The internal regulator circuit consists of a start-up circuit, an internal voltage pre-regulator, the bandgap voltage reference and the bias block that provides current to all the blocks. The starter supplies the start-up current to the entire device when the input voltage goes high and the device is enabled (inhibit pin connected to ground). The pre-regulator block supplies the bandgap cell with a pre-regulated voltage that has a very low supply voltage noise sensitivity.

4.2 Voltages monitor

An internal block continuously senses the V_{cc} , V_{ref} and V_{bg} . If the monitored voltages are good, the regulator begins operating. There is also a hysteresis on the V_{CC} (UVLO).

4.3 Soft Start

The startup phase minimizes the inrush current and decreases the stress of the power components at the power up. The startup takes place when V_{IN} crosses the selected UVLO threshold.

As shown in *Figure 5*, the soft start event is composed of three main phases:

Phase 1: [V_{FB}<300 mV]

The output capacitor is charged with a typical peak inductor current equal to 1.45 A and the nominal f_{SW} is divided by 5

Phase 2: [VFB>300 mV & n_{COUNT}<2816 clks]

A internal counter determines phase 2 time (see *Figure 5*).

The reference of the error amplifier is ramped in 44 steps (one step every 64 clks).

A low pass filter smooths each step to minimize output discontinuity. Considering the typical 850 kHz switching frequency, the phase two duration is 3.3 msec

Phase 3: [VFB>300 mV & n_{COUNT} =2816 clks]

The reference of the embedded error amplifier is connected to the nominal reference voltage (1.222 typical) derived from the internal bandgap generator. The soft start phase ends at this time.

Doc ID 17977 Rev 1 9/42

Figure 5. soft start phases

During normal operation a new soft start cycle takes place in case of:

- HICCUP mode current protection
- thermal shutdown event
- UVLO event
- the device is driven in INH mode

4.4 Error amplifier

The voltage error amplifier is the core of the loop regulation. It is a transconductance operational amplifier whose non inverting input is connected to the internal voltage reference (1.222 V), while the inverting input (FB) is connected to the external divider or directly to the output voltage.

The error amplifier is internally compensated to minimize the size of the final application.

Description	Values			
Transconductance	$218 \mu S$			
Low frequency gain	93 dB			
C_{P}	24 pF			
$\mathtt{C}_{\mathtt{C}}$	211 pF			
R_C	200 k Ω			

Table 7. Uncompensated error amplifier characteristics

The error amplifier output is compared with the inductor current sense information to perform PWM control

4.5 Inhibit function

The inhibit feature is used to set the device in standby mode according to *Table 2: Truth table*. When the device is disabled, the power consumption is reduced to less than 40 µA. The pin EN2 is also V_{IN} compatible.

4.6 Thermal shutdown

The shutdown block generates a signal that turns OFF the power stage if the temperature of the chip goes higher than a fixed internal threshold ($150±10$ °C). The sensing element of the chip is very close to the PDMOS area, ensuring fast and accurate temperature detection. A hysteresis of approximately 15 °C keeps the device from turning ON and OFF continuously.

5 Additional features and limitations

5.1 Maximum duty cycle

The bootstrap circuitry charges cycle by cycle the external bootstrap capacitor to generate a voltage higher than V_{IN} necessary to drive the internal N-channel power element.

An internal linear regulator charges the C_{BOOT} during the conduction time of the external free wheeling diode during the switching activity. The internal logic implements a minimum OFF time of the high side switch (90 nsec typical) to prevent the bootstrap discharge at high duty cycle. As a consequence the ST1S14 can operate at a maximum duty cycle around 90% typical.

The ST1S14 embeds the diode V_{D1} required for the bootstrap operation.

Figure 7. Bootstrap operation

5.2 Minimum output voltage over V_{IN} range

The minimum regulated output voltage at a given input voltage is limited by the minimum conduction time of the power element, that is 90nsec typical for the ST1S14:

Equation 1

$$
\mathsf{V}_{\mathsf{O_MIN}}(\mathsf{V}_{\mathsf{IN}}) = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{D}_{\mathsf{MIN}} = \mathsf{V}_{\mathsf{IN}} \cdot \frac{\mathsf{T}_{\mathsf{ON_MIN}}}{\mathsf{T}_{\mathsf{SW}}} = \mathsf{V}_{\mathsf{IN}} \cdot \frac{\mathsf{90ns}}{\mathsf{1.18} \mu \mathsf{s}}
$$

which is plotted in *Figure 14*. The reference of the embedded error amplifier (1.22V) sets the minimum V_{O} s_{ET} at low V_{IN} .

Figure 8. V_{O MIN} over input voltage range

Figure 8 shows the minimum output voltage over input voltage range to have constant switching activity and a predictable output voltage ripple.

The regulator can anyway regulate the minimum input voltage over the entire input voltage range but, given the 90ns minimum conduction time of the power element, it will skip some pulses to keep the output voltage in regulation when *Equation 1* is not satisfied.

This operation is not recommended at the nominal input voltage of the application mainly because it affects the output voltage ripple, but it is generally accepted during a line transient event.

6 Closing the loop

Figure 9. Block diagram of the loop

6.1 G_{CO}(s) Control to output transfer function

The accurate control to output transfer function for a buck peak current mode converter can be written as:

Equation 2

$$
G_{CO}(s) = \frac{R_0}{R_i} \cdot \frac{1}{1 + \frac{R_0 \cdot T_{SW}}{L} \cdot [m_C \cdot (1 - D) - 0.5]} \cdot \frac{\left(1 + \frac{s}{\omega_2}\right)}{\left(1 + \frac{s}{\omega_p}\right)} \cdot F_H(s)
$$

where R_0 represents the load resistance, R_i the equivalent sensing resistor of the current sense circuitry, ω_p the single pole introduced by the LC filter and ω_z the zero given by the ESR of the output capacitor.

 $F_H(s)$ accounts the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

Equation 3

$$
\omega_{Z} = \frac{1}{ESR \cdot C_{OUT}}
$$

Equation 4

$$
\omega_{n} = \frac{1}{R_{\text{LOAD}} \cdot C_{\text{OUT}}} + \frac{m_{\text{C}} \cdot (1 - \text{D}) - 0.5}{L \cdot C_{\text{OUT}} \cdot f_{\text{SW}}}
$$

where:

Equation 5

$$
\begin{cases}\nm_C = 1 + \frac{S_e}{S_n} \\
S_e = V_{pp} \cdot f_{SW} \\
S_n = \frac{V_{IN} - V_{OUT}}{L} \cdot R_i\n\end{cases}
$$

 S_n represents the on time slope of the sensed inductor current, S_e the on time slope of the external ramp (V_{PP} peak to peak amplitude) that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over 50%

The sampling effect contribution $F_H(s)$ is:

Equation 6

where:

Equation 7

$$
Q_p = \frac{1}{\pi \cdot [m_C \cdot (1 - D) - 0.5]}
$$

Doc ID 17977 Rev 1 15/42

$$
F_H(s) = \frac{1}{1 + \frac{s}{\omega_n \cdot Q_P} + \frac{s^2}{\omega_n^2}}
$$

6.2 Error amplifier compensation network

The ST1S14 embeds (see *Figure 10*) the error amplifier and a pre-defined compensation network which is effective to stabilize the system in most of the application conditions

Figure 10. Transconductance embedded error amplifier

 R_C and C_C introduce a pole and a zero in the open loop gain. C_P does not significantly affect system stability but it is useful to reduce the noise at the output of the error amplifier.

The transfer function of the error amplifier and its compensation network is:

Equation 8

$$
A_{0}(s) = \frac{A_{V0} \cdot (1 + s \cdot R_{c} \cdot C_{c})}{s^{2} \cdot R_{0} \cdot (C_{0} + C_{p}) \cdot R_{c} \cdot C_{c} + s \cdot (R_{0} \cdot C_{c} + R_{0} \cdot (C_{0} + C_{p}) + R_{c} \cdot C_{c}) + 1}
$$

Where $A_{vo} = G_m \cdot R_o$

The poles of this transfer function are (if $C_c \gg C_0+C_P$):

16/42 Doc ID 17977 Rev 1

 $\sqrt{2}$

Equation 9

$$
f_{P LF} = \frac{1}{2 \cdot \pi \cdot R_0 \cdot C_c}
$$

Equation 10

$$
f_{PHF} = \frac{1}{2 \cdot \pi \cdot R_c \cdot (C_0 + C_p)}
$$

whereas the zero is defined as:

Equation 11

$$
F_Z = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_c}
$$

The embedded compensation network is R_C=200K, C_P=24pF, C_C=211pF and C_O can be considered negligible, so the singularities are:

Equation 12

$$
f_Z = 3,77 \text{ kHz}
$$
 $f_{P \text{ LF}} = 3,01 \text{ Hz}$ $f_{P \text{ HF}} = 33,16 \text{ kHz}$

6.3 Voltage divider

The contribution of a simple voltage divider is:

Equation 13

$$
G_{\text{DIV}}(s) = \frac{R_2}{R_1 + R_2}
$$

Figure 11. Leading network example

A small signal capacitor in parallel to the upper resistor (see *Figure 11.*) of the voltage divider implements a leading network ($f_{zero} < f_{pole}$), sometimes necessary to improve the system phase margin:

Equation 14

$$
G_{\text{DIV}}(s) = \frac{R_2}{R_1 + R_2} \cdot \frac{(1 + s \cdot R_1 \cdot C_{\text{R1}})}{(1 + s \cdot \frac{R_1 \cdot R_2}{R_1 + R_2} \cdot C_{\text{R1}})}
$$

where:

$$
f_Z = \frac{1}{2 \cdot \pi \cdot R_1 \cdot C_{R1}}
$$
\n
$$
f_P = \frac{1}{2 \cdot \pi \cdot \frac{R_1 \cdot R_2}{R_1 + R_2} \cdot C_{R1}}
$$
\n
$$
f_Z < f_P
$$

6.4 Total loop gain

In summary, the open loop gain can be expressed as:

Equation 15

$$
\mathsf{G}(\mathsf{s}) \,=\, \mathsf{G}_{\mathsf{DIV}}(\mathsf{s}) \cdot \mathsf{G}_{\mathsf{CO}}(\mathsf{s}) \cdot \mathsf{A}_{\mathsf{0}}(\mathsf{s})
$$

Example: V_{IN} = 12V, V_{OUT} = 3.3V, R_{OUT} = 2 Ω

The resistor divider is $R_1 = 5.6K$, $R_2 = 3.3K$.

 C_{R1} =150nF implements a leading network (f_Z =190 kHz, f_P =510 kHz).

Selecting L = 8.2 µH, C_{OUT} = 100 µF and ESR = 75 m Ω , the gain and phase bode diagrams are plotted respectively in *Figure 12* and *Figure 13* over input voltage range $(V_{IN} = 6V$ to 48V, $I_{OUT} = 3A)$

The cut-off frequency and the phase margin are:

Equation 16

Doc ID 17977 Rev 1 19/42

7 Application information

7.1 Component selection

7.1.1 Input capacitor

The input capacitor must be able to support the maximum input operating voltage and the maximum RMS input current.

Since step-down converters draw current from the input in pulses, the input current is squared and the height of each pulse is equal to the output current. The input capacitor has to absorb all this switching current, whose RMS value can be up to the load current divided by two (worst case, with duty cycle of 50%). For this reason, the quality of these capacitors has to be very high to minimize the power dissipation generated by the internal ESR, thereby improving system reliability and efficiency. The critical parameter is usually the RMS current rating, which must be higher than the RMS current flowing through the capacitor. The maximum RMS input current (flowing through the input capacitor) is:

Equation 17

$$
I_{RMS} = I_{O} \cdot \sqrt{D - \frac{2 \cdot D^{2}}{\eta} + \frac{D^{2}}{\eta^{2}}}
$$

Where η is the expected system efficiency, D is the duty cycle and I_O is the output DC current. Considering $\eta = 1$ this function reaches its maximum value at D = 0.5 and the equivalent RMS current is equal to I_{Ω} divided by 2. The maximum and minimum duty cycles are:

Equation 18

$$
D_{MAX} = \frac{V_{OUT} + V_F}{V_{INMIN} - V_{SW}}
$$

and

Equation 19

$$
D_{MIN} = \frac{V_{OUT} + V_F}{V_{INMAX} - V_{SW}}
$$

Where V_F is the free wheeling diode forward voltage and V_{SW} the voltage drop across the internal PDMOS. Considering the range D_{MIN} to D_{MAX} , it is possible to determine the max IRMS going through the input capacitor. Capacitors that can be considered are:

Electrolytic capacitors:

These are widely used due to their low price and their availability in a wide range of RMS current ratings.

The only drawback is that, considering ripple current rating requirements, they are physically larger than other capacitors.

Ceramic capacitors:

If available for the required value and voltage rating, these capacitors usually have a higher RMS current rating for a given physical dimension (due to very low ESR).

The drawback is the considerably high cost.

Tantalum capacitors:

Small tantalum capacitors with very low ESR are becoming more available. However, they can occasionally burn if subjected to very high current during charge.

Therefore, it is suggested to avoid this type of capacitor for the input filter of the device as they could be stressed by an high surge current when connected to the power supply.

In case the selected capacitor is ceramic (so neglecting the ESR contribution), the input voltage ripple can be calculated as:

Equation 20

$$
V_{\mathsf{IN} \ \mathsf{PP}} \ = \ \frac{I_O}{C_{\mathsf{IN}} \cdot f_{\mathsf{SW}}} \cdot \left[\left(1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right]
$$

7.1.2 Output capacitor

The output capacitor is very important to meet the output voltage ripple requirement.

Using a small inductor value is useful to reduce the size of the choke but it increases the current ripple. So, to reduce the output voltage ripple, a low ESR capacitor is required. Nevertheless, the ESR of the output capacitor introduces a zero in the open loop gain, which helps to increase the phase margin of the system. If the zero goes to a very high frequency, its effect is negligible.

Ceramic capacitors

Ceramic capacitors and very low ESR capacitors that introduce a zero outside the designed bandwidth $(f_Z=1/(2^*)$ i*ESR*C_{OUT}, see *Chapter 6: Closing the loop*) in general should be avoided. A leading network across the upper resistor of the voltage divider is useful to increase the phase margin and compensate the system (see *Chapter 6.3: Voltage divider*). The effectiveness of the leading network increases at high output voltage because the singularities becomes more split.

High ESR capacitors

The "high ESR capacitor" definition stands for a capacitor having an ESR value able to introduce a zero into the designed system bandwidth, which can be, as a general rule, up to $f_{\text{SM}}/5$ at maximum. Tantalum or electrolytic capacitors belongs to this group.

Equation 21

$$
f_Z = \frac{1}{2 \cdot \pi \cdot ESR \cdot COUT} < BW < \frac{f_{SW}}{5}
$$

A list of some tantalum capacitor manufacturers is provided in *Table 9.: Output capacitor selection*.

1. see *Chapter 6: Closing the loop* for the selection of the output capacitor

2. POSCAP capacitors have some characteristics which are very similar to tantalum.

7.1.3 Inductor

The inductor value is very important as it fixes the ripple current flowing through the output capacitor. The ripple current is usually fixed at 20 - 40% of I_{omax} , which is 0.6 - 1.2 A with I_O max = 3 A. The approximate inductor value is obtained using the following formula:

Equation 22

$$
L = \frac{(V_{IN} - V_{OUT})}{\Delta I} \cdot T_{ON}
$$

where T_{ON} is the ON time of the internal switch, given by D \cdot T. For example, with V_{OUT} = 3.3 V, V_{IN} = 24 V and ΔI_{O} = 0.8 A, the inductor value is about 4.7 μH. The peak current through the inductor is given by:

Equation 23

$$
I_{PK} = I_0 + \frac{\Delta I}{2}
$$

and it can be observed that if the inductor value decreases, the peak current (which must be lower than the current limit of the device) increases. So, when the peak current is fixed, a higher inductor value allows a higher value for the output current. In the *Table 10.: Inductor selection*, some inductor manufacturers are listed.

7.2 Layout considerations

The layout of switching DC-DC converters is very important to minimize noise and interference. Power-generating portions of the layout are the main cause of noise and so high switching current loop areas should be kept as small as possible and lead lengths as short as possible.

High impedance paths (in particular the feedback connections) are susceptible to interference, so they should be as far as possible from the high current paths. A layout example is provided in *Figure 14* below.

The input and output loops are minimized to avoid radiation and high frequency resonance problems. The feedback pin connections to the external divider are very close to the device to avoid pick-up noise. Another important issue is the ground plane of the board. Since the package has an exposed pad, it is very important to connect it to an extended ground plane in order to reduce the thermal resistance junction-to-ambient.

To increase the design noise immunity, different signal and power ground should be implemented in the layout (see *Chapter 7.5: Application circuit*). The signal ground serves the small signal components, the device ground pin, the exposed pad and a small filtering capacitor connected to the VCC pin. The power ground serves external diode and the input filter. The different grounds are connected underneath the output capacitor. Neglecting the current ripple contribution, the current flowing through this component is constant during the switching activity and so this is the cleanest ground point of the buck application circuit.

Figure 14. Layout example

Doc ID 17977 Rev 1 23/42

The dissipated power of the device is tied to three different sources:

Conduction losses due to the not insignificant R_{DSON} , which are equal to:

Equation 24

$$
P_{ON} = R_{DSON} \cdot (I_{OUT})^2 \cdot D
$$

Where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between V_{OUT} and V_{IN} , but in practice it is substantially higher than this value to compensate for the losses in the overall application. For this reason, the conduction losses related to the R_{DSON} increase compared to an ideal case.

Switching losses due to turning ON and OFF. These are derived using the following equation:

Equation 25

$$
P_{SW} = V_{IN} \cdot I_{OUT} \cdot \frac{(T_{RISE} + T_{FALL})}{2} \cdot F_{SW} = V_{IN} \cdot I_{OUT} \cdot T_{SW_EQ} \cdot F_{SW}
$$

Where T_{RISE} and T_{FALL} represent the switching times of the power element that cause the switching losses when driving an inductive load (see *Figure 15*). T_{SW} is the equivalent switching time.

$$
\mathsf{P}_{\mathsf{Q}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{Q}}
$$

Example:

- $V_{IN} = 24 V$ $-V_{\text{OUT}} = 5 \text{ V}$
- $I_{\text{OUT}} = 3 \text{ A}$

R_{DS(on)} has a typical value of 0.2Ω @ 25 °C and increases to a maximum value of 0.4Ω @ 125 °C. We can consider a value of 0.3 Ω .

 T_{SWFQ} is approximately 12 ns.

 I_Q has a typical value of 2 mA @ V_{IN} = 24 V.

The overall losses are:

Equation 27

 $P_{TOT} = R_{DSON} \cdot (I_{OUT})^2 \cdot D + V_{IN} \cdot I_{OUT} \cdot T_{SW} \cdot F_{SW} + V_{IN} \cdot I_{Q} =$ "" $= 0.3 \cdot (3)^{2} \cdot 0.137 + 24 \cdot 3 \cdot 12 \cdot 10^{-9} \cdot 850 \cdot 10^{-3} + 24 \cdot 2 \cdot 10^{-3} \approx 1.15W$

The junction temperature of device will be:

Equation 28

$$
T_J = T_A + Rth_{J-A} \cdot P_{TOT}
$$

Where T_A is the ambient temperature and Rth_{I-A} is the thermal resistance junction-toambient. Considering that the device is mounted on board with a good ground plane, that it has a thermal resistance junction-to-ambient (Rth_{J-A}) of about 40 °C/W, and an ambient temperature of about 40 °C:

$$
T_J\,=\,40+1.15\cdot 40\cong 86^\circ C
$$

7.4 Short-circuit protection

In overcurrent protection mode, when the peak current reaches the current limit, the device disables the power element and it is able to reduce the conduction time down to the minimum value (approximately 90 nsec typical) to keep the inductor current limited. This is the pulse by pulse current limitation to implement constant current protection feature.

For the ST1S14, the operation of the pulse by pulse current limitation depends on the FB voltage:

- **300 mV <V_{FB} <1.22V:** the device operates at nominal switching frequency and the current limitation value
- **V_{FB} < 300mV:** the switching frequency is decreased five times the nominal value (170 $kHz = 850$ kHz/5) and the peak current value is foldback to 1.45A typical. The frequency foldback helps to prevent the current diverging at low V_{OUT} / high input voltage. The current foldback reduces the stress of the embedded power element and the external power components in case of persistent short circuit at the output.

In overcurrent condition, the duty cycle is strongly reduced and, in most applications, this is enough to limit the switch current to the active current threshold, nominal or foldback depending on the FB voltage.

Doc ID 17977 Rev 1 25/42

The inductor current ripple during ON and OFF phases can be written as:

ON phase

Equation 29

$$
\Delta I_{L\,TON} = \frac{V_{IN} - V_{OUT} - (DCR_L + R_{DSON}) \cdot I}{L}(T_{ON})
$$

OFF phase

Equation 30

$$
\Delta I_{\text{L TON}} = \frac{-(V_{\text{D}} + V_{\text{OUT}} + \text{DCR}_{\text{L}} \cdot I)}{L} (T_{\text{OFF}})
$$

where V_D is the voltage drop across the diode, DCR_L is the series resistance of the inductor.

The pulse by pulse current limitation is effective to implement constant current protection when:

Equation 31

$$
\Delta I_{\text{L TON}} = |\Delta I_{\text{L TOFF}}|
$$

The overcurrent protection is operating over the entire output voltage, which goes from the regulated output voltage ($V_{\Omega 5FT}$) down to GND during heavy short circuit applied at the output.

From *Equation 29* and *Equation 30* we can gather that the implementation of the constant current protection becomes more critical the lower is the V_{OUT} and the higher is V_{IN} .

In fact, the voltage applied to the inductor during the OFF time becomes equal to the voltage drop across parasitic components (typically the DCR of the inductor and the V_{FW} of the free wheeling diode) when VOUT is negligible, while during T_{ON} the voltage applied the inductor is maximized and it is approximately equal to V_{IN} . In general the worst case scenario is heavy short-circuit at the output with maximum input voltage.

7.4.1 300 mV < V_{FB} < 1.22 V

The nominal output voltage can be written as:

Equation 32

$$
V_{O_SET} = V_{FB} \cdot \left(1 + \frac{R_1}{R_2}\right) = 1.22 \cdot \left(1 + \frac{R_1}{R_2}\right)
$$

From *Equation 32* the voltage can be expressed as:

Equation 33

$$
\left(1 + \frac{R_1}{R_2}\right) = \frac{V_{O_SET}}{1.22}
$$

so the output voltage is:

Equation 34

$$
V_{\text{O}} = V_{\text{FB}} \cdot \left(1 + \frac{R_1}{R_2}\right) = V_{\text{FB}} \cdot \frac{V_{\text{O_SET}}}{1.22}
$$

The *Equation 29* and *Equation 30* in overcurrent conditions can be simplified to:

Equation 35

$$
\Delta I_{\text{L} \text{TON}} = \frac{V_{\text{IN}} - (\text{DCR}_{\text{L}} + R_{\text{DSON}}) \cdot I}{L} (T_{\text{ON MIN}}) \cong \frac{V_{\text{IN}}}{L} (90 \text{ns})
$$

considering T_{ON} that has been already reduced to its minimum.

Equation 36

$$
\Delta I_{L\;TOFF} = \frac{-(V_D+V_{O_MIN}+DCR_L \cdot I)}{L}(T_{SW}-90ns) \cong \frac{-\left(V_D+V_{FB} \cdot \frac{V_{O_SET}}{1.22}+DCR_L \cdot I\right)}{L}(1.18 \mu s)
$$

where $T_{SW}=1/f_{SW}$ and considering the nominal f_{SW} .

The voltage divider introduces a gain factor K between the $V_{\rm O-SET}$ and $V_{\rm FB}$ that affect the effectiveness of the current protection. The worst case scenario is the minimum K, that is the minimum output voltage, over the input voltage (*Chapter 5.2: Minimum output voltage over V_{IN} range*).

As a consequence the minimum feedback voltage to keep the inductor current limited over the input voltage range can be expressed making *Equation 35* equal to *Equation 36* and expressing $V_{\text{O-SET}}$ as given in *Equation 1*:

Equation 37

$$
V_{FB}(V_{IN}) = 1.22 - \left(\frac{1.22 \cdot T_{SW}}{V_{IN} \cdot T_{ON_MIN}} \cdot (V_D + (I_L \cdot DCR))\right)
$$

Equation 37 expresses the worst case scenario as it considers the minimum K gain of the voltage divider over the entire input voltage range. The *Figure 16* plots the *Equation 37* considering the minimum value of the peak current limit given in *Table 6: Electrical characteristics on page 6*.

Figure 16. Minimum V_{FB} for effective pulse by pulse protection over VIN

As a consequence for VIN > 12V the pulse by pulse current protection (in the worst case scenario which is minimum V_{OSET} could not be effective to limit the inductor current to the peak current limitation over entire FB range $300 \text{mV} < V_{FB} < 1.22 \text{V}$.

In fact at higher input voltage ΔI_L _{TON} could be higher than ΔI_L _{TOFF} and so the inductor current could escalate. The system typically meets the *Equation 31* at a current level higher than the nominal value thanks to the voltage drop across stray components.

Figure 17. I_L diverging triggers hiccup protection (V_{IN}= 48V)

In most of the application condition the pulse by pulse current limitation is effective to limit the inductor current.

Whenever the current escalates, a second level current protection called "hiccup mode" is enabled. In case the hiccup current level (6.2A typical) is triggered the switching activity is prevented for 16ms and then a new soft start phase takes place (see *Figure 17*).

7.4.2 V_{FB} < 300 mV

The device reduces the switching frequency five time than the nominal value when V_{FB}<300mV. The frequency foldback makes the pulse by pulse current protection effective to keep the current limited when the output voltage is shorted and V_{OUT} negligible.

The *Equation 29* and *Equation 30* in overcurrent conditions can be simplified to:

Equation 38

$$
\Delta I_{L\,TON} = \frac{V_{IN} - (DCR_L + R_{DSON}) \cdot I}{L} (T_{ON\,MIN}) \cong \frac{V_{IN}}{L} (90ns)
$$

considering T_{ON} that has been already reduced to its minimum.

Equation 39

$$
\Delta I_{L\;TOFF} = \frac{-(V_D+V_{O_MIN}+DCR_L \cdot I)}{L} \left(\frac{T_{SW}}{5}-90ns\right) \cong \frac{-\left(V_D+V_{FB} \cdot \frac{V_{O_SET}}{1.22}+DCR_L \cdot I\right)}{L} (5.9 \mu s)
$$

taking in consideration the frequency foldback feature.

Figure 18. Current and frequency foldback triggered when V_{FB}<300mV (red trace)

57

The content given in *Chapter 7.4.1* is valid and the equivalent expression of *Equation 37* is:

Equation 40

$$
V_{FB}(V_{IN}) = \frac{1.22}{5} - \left(\frac{1.22 \cdot T_{SW}}{V_{IN} \cdot T_{ON_MIN}} \cdot (V_D + (I_L \cdot DCR))\right)
$$

The *Figure 19* plots the *Equation 40* considering the foldback current limitation threshold (1.45A) given in *Table 6: Electrical characteristics on page 6*.

Equation 40 expresses the worst case scenario as it considers the minimum K gain of the voltage divider over the entire input voltage range (see *Figure 14*).

In most of the application conditions the pulse by pulse current limitation with frequency foldback is effective to limit the inductor current in short circuit condition. The current foldback helps to decrease the power component stress in persistent short circuit condition.

The hiccup protection offers an additional protection against heavy short circuit condition at very high input voltage even considering the spread of the minimum conduction time of the power element. In case the hiccup current level (6.2A typical) is triggered the switching activity is prevented for 15ms and then a new soft start phase takes place.

Figure 19. Minimum V_{FB} for effective pulse by pulse protection over VIN

Figure 20 shows the effectiveness of the constant current protection limiting the inductor current to the peak current of 1.45A typical during a short circuit event.

Figure 20. Short-circuit current $V_{IN} = 24V (I_L_{PK} = I_{FOLD})$

Figure 21 shows the operation of the constant current protection when a short circuit is applied at the output at the maximum input voltage. Accordingly to *Figure 20* the maximum inductor current escalates over the foldback current limitation.

Figure 21. Short-circuit current V_{IN} = 43V (I_{L_PK} > I_{FOLD})

7.5 Application circuit

Figure 22. Evaluation board application circuit

Table 11. Component list

Figure 23. PCB layout (component side)

Figure 24. PCB layout (bottom side)

Doc ID 17977 Rev 1 33/42

8 Typical characteristics

 0.96 50 45 40 0.95 35 $\frac{1}{\frac{1}{2}}$ 0.94
 $\frac{1}{2}$ 0.93 30 $\overline{4}$ 25 $_{\rm 20}$ 15 -VIN 12V 0.92 VIN 12V 10 VIN 5V -VIN 48V $\overline{}$ \circ 0.91 125 125 $2\bar{5}$ 50 100 -40 -20 \circ 25 50 70 100 -40 -20 \circ 70 $\mathsf{Temp}\left[{}^{\circ}\mathbb{C}\right]$ $Temp [°C]$

140
135
130
125

120
1110
100
95
90
85
80
75
70
65
50
45

40

 \circ

 $\mathbf{1}$

 $1.5\,$

-VOUT 1.8V

-VOUT 2.5V

-VOUT 3.3V -VOUT 5V

 $--TJMAX$

 0.5

Doc ID 17977 Rev 1 35/42

 $\overline{3}$

 2.5

 $\sqrt{2}$

Figure 39. 1 A to 3 A load transient (V_{IN} 12 V) Figure 40. Zoom - 1 A to 3 A load transient (V_{IN}

Figure 41. Zoom - 1 A to 3 A rising edge load transient (V_{IN} 12 V)

Figure 42. 1 A to 3 A falling edge load transient (V_{IN} 24 V)

 $\sqrt{2}$

Figure 43. Zoom - 1 A to 3 A rising edge load

Figure 44. Zoom - 1 A to 3 A falling edge load transient (V_{IN} 24 V)

Figure 45. 1 A to 3 A load transient (V_{IN} 32 V) Figure 46. Zoom - 1 A to 3 A rising edge load

transient (V_{IN} 32 V)

Figure 47. Zoom - 1 A to 3 A falling edge load transient (V_{IN} 32 V)

 $\sqrt{2}$

Doc ID 17977 Rev 1 37/42

9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of $ECOPACK^{\circledast}$ packages, depending on their level of environmental compliance. $ECOPACK^{\circledast}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Dim.	mm			inch			
	Min.	Typ.	Max.	Min.	Typ.	Max.	
A			1.70			0.0669	
A ₁	0.00		0.10		0.00	0.0039	
A ₂	1.25			0.0492			
b	0.31		0.51	0.0122		0.0201	
c	0.17		0.25	0.0067		0.0098	
D	4.80	4.90	5.00	0.1890	0.1929	0.1969	
D ₁	3	3.1	3.2	0.118	0.122	0.126	
Е	5.80	6.00	6.20	0.2283		0.2441	
E ₁	3.80	3.90	4.00	0.1496		0.1575	
E ₂	2.31	2.41	2.51	0.091	0.095	0.099	
e		1.27					
h	0.25		0.50	0.0098		0.0197	
L	0.40		1.27	0.0157		0.0500	
k	0° (min), 8° (max)						
ccc			0.10			0.0039	

Table 12. **HSOP8** mechanical data

Figure 48. Package dimensions

Doc ID 17977 Rev 1 39/42

10 Order code

Table 13. Ordering information

11 Revision history

Table 14. Document revision history

Doc ID 17977 Rev 1 41/42

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

