

LP5900

Ultra Low Noise, 150 mA Linear Regulator for RF/Analog Circuits Requires No Bypass Capacitor

General Description

The LP5900 is a linear regulator capable of supplying 150 mA output current. Designed to meet the requirements of RF/Analog circuits, the LP5900 device provides low noise, high PSRR, low quiescent current, and low line transient response figures. Using new innovative design techniques the LP5900 offers class-leading device noise performance without a noise bypass capacitor.

The device is designed to work with $0.47~\mu F$ input and output ceramic capacitors. (No Bypass Capacitor is required)

The device is available in micro SMD package and LLP package. Also available in Exteme Thin micro SMD package. For all other package options contact your local NSC sales office. This device is available with 1.5V,1.575V, 1.8V, 1.9V, 2.0V, 2.1V, 2.2V, 2.3V, 2.5V, 2.6V, 2.65V, 2.7V, 2.75V, 2.8V, 2.85V

This device is available with 1.5V,1.575V, 1.8V, 1.9V, 2.0V, 2.1V, 2.2V, 2.3V, 2.5V, 2.6V, 2.65V, 2.7V, 2.75V 2.8V, 2.85V 3.0V, 3.3V and 4.5V outputs. Please contact your local sales office for any other voltage options.

Features

- Stable with 0.47 µF Ceramic Input and Output Capacitors
- No Noise Bypass Capacitor Required
- Logic Controlled Enable
- Thermal-overload and short-circuit protection
- -40°C to +125°C junction temperature range for operation

Key Specifications

■ Input voltage range	2.57 10 5.51
Output voltage range	1.5V to 4.5V
Output current	150 m <i>A</i>
Low output voltage noise	6.5 μV _{RMs}
■ PSRR	75 dB at 1 kHz
 Output voltage tolerance 	± 2%
■ Virtually zero I _Q (disabled)	<1 µA
■ Very low I _Q (enabled)	25 µA
■ Start-up time	150 µs
 Low dropout 	80 mV tvn


Package

4-Bump micro SMD	1.057 mm x 1.083 mm x
(lead free)	0.600mm
Extreme 4-Bump micro SMD	1.067 mm x 1.092 mm x
(lead free)	0.250mm
6 Pin LLP (SC-70 footprint)	2.2 mm x 2.5 mm x

Applications


- Cellular phones
- PDA handsets
- Wireless LAN devices

Typical Application Circuit




Connection Diagrams

4-Bump Thin micro SMD Package and Extreme Thin micro SMD Package, Large Bump NS Package Number TLA04/XRA04



The actual physical placement of the package marking will vary from part to part.

LLP-6 Package NS Package Number SDB06A



20144106

Pin Descriptions

Pin	No.	Complete	Name and Function
micro SMD	LLP	Symbol	Name and Function
A1	4	V _{EN}	Enable input; disables the regulator when \leq 0.4V. Enables the regulator when \geq 1.2V. An internal 1 M Ω pulldown resistor connects this input to ground.
B1	3	GND	Common ground
B2	1	V _{OUT}	Output voltage. A 0.47 μF Low ESR capacitor should be connected to this Pin. Connect this output to the load circuit.
A2	6	V _{IN}	Input voltage supply. A 0.47 μF capacitor should be connected at this input.
	Pad	GND	Common Ground. Connect to Pin 3.

2

www.national.com

Ordering Information

micro SMD Package (Lead Free)

Output Voltage (V)	Suppl	Package Marking	
	250 Units Tape and Reel	3k Units Tape and Reel	
1.5	LP5900TL-1.5/NOPB	LP5900TLX-1.5/NOPB	
1.575	LP5900TL-1.575/NOPB	LP5900TLX-1.575/NOPB	
1.8	LP5900TL-1.8/NOPB	LP5900TLX-1.8/NOPB	
1.9	LP5900TL-1.9/NOPB	LP5900TLX-1.9/NOPB	
2.0	LP5900TL-2.0/NOPB	LP5900TLX-2.0/NOPB	
2.1	LP5900TL-2.1/NOPB	LP5900TLX-2.1/NOPB	
2.2	LP5900TL-2.2/NOPB	LP5900TLX-2.2/NOPB	
2.3	LP5900TL-2.3/NOPB	LP5900TLX-2.3/NOPB	
2.5	LP5900TL-2.5/NOPB	LP5900TLX-2.5/NOPB	
2.6	LP5900TL-2.6/NOPB	LP5900TLX-2.6/NOPB	
2.65	LP5900TL-2.65/NOPB	LP5900TLX-2.65/NOPB	
2.7	LP5900TL-2.7/NOPB	LP5900TLX-2.7/NOPB	
2.75	LP5900TL-2.75/NOPB	LP5900TLX-2.75/NOPB	
2.8	LP5900TL-2.8/NOPB	LP5900TLX-2.8/NOPB	
2.85	LP5900TL-2.85/NOPB	LP5900TLX-2.85/NOPB	
3.0	LP5900TL-3.0/NOPB	LP5900TLX-3.0/NOPB	
3.3	LP5900TL-3.3/NOPB	LP5900TLX-3.3/NOPB	
4.5	LP5900TL-4.5/NOPB	LP5900TLX-4.5/NOPB	

Extreme Thin Micro SMD (Lead Free)

Output Voltage (V)	Suppl	Package Marking	
	250 Units Tape and Reel	3k Units Tape and Reel	
1.8	LP5900XR-1.8/NOPB	LP5900XRX-1.8/NOPB	
2.8	LP5900XR-2.8/NOPB	LP5900XRX-2.8/NOPB	

For LLP-6 Package (Lead Free)

Output Voltage (V)	Suppl	Package Marking	
	250 Units Tape and Reel	3k Units Tape and Reel	
1.5	LP5900SD-1.5/NOPB	LP5900SDX-1.5/NOPB	L15
1.8	LP5900SD-1.8/NOPB	LP5900SDX-1.8/NOPB	L17
2.0	LP5900SD-2.0/NOPB	LP5900SDX-2.0/NOPB	L18
2.2	LP5900SD-2.2/NOPB	LP5900SDX-2.2/NOPB	L19
2.5	LP5900SD-2.5/NOPB	LP5900SDX-2.5/NOPB	L13
2.7	LP5900SD-2.7/NOPB	LP5900SDX-2.7/NOPB	L14
2.8	LP5900SD-2.8/NOPB	LP5900SDX-2.8/NOPB	L12
3.0	LP5900SD-3.0/NOPB	LP5900SDX-3.0/NOPB	L20
3.3	LP5900SD-3.3/NOPB	LP5900SDX-3.3/NOPB	L16

Absolute Maximum Ratings (Note 1, Note

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $\begin{array}{ccc} V_{IN} \text{ Pin: Input Voltage} & -0.3 \text{ to } 6.0 \text{V} \\ V_{OUT} \text{ Pin: Output Voltage} & -0.3 \text{ to } (V_{IN} + 0.3 \text{V}) \text{ to } 6.0 \text{V} \\ & & & & & & & & & \\ V_{EN} \text{ Pin: Enable Input Voltage} & -0.3 \text{ to } (V_{IN} + 0.3 \text{V}) \text{ to } 6.0 \text{V} \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ \end{array}$

Continuous Power Dissipation

Maximum Lead Temperature

(Soldering, 10 sec.) 260°C

ESD Rating (Note 4)

Human Body Model 2 kV Machine Model 200V

Operating Ratings (Note 1), (Note 2)

 V_{IN} : Input Voltage Range 2.5V to 5.5V V_{EN} : Enable Voltage Range 0 to $(V_{IN} + 0.3V)$ to 5.5V (max)

Recommended Load Current 0 to 150 mA

(Note 5)

Junction Temperature Range (T_J) -40°C to +125°C Ambient Temperature Range (T_A) -40°C to +85°C

(Note 5)

Thermal Properties

Junction to Ambient Thermal Resistance θ_{JA} (Note 6)

JEDEC Board (microSMD)

(Note 16) 88°C/W
4L Cellphone Board (microSMD) 157.4°C/W
JEDEC Board (LLP-6)(Note 16) 77.3°C/W

Electrical Characteristics

Limits in standard typeface are for $T_A = 25^{\circ}C$. Limits in **boldface** type apply over the full operating junction temperature range $(-40^{\circ}C \le T_J \le +125^{\circ}C)$. Unless otherwise noted, specifications apply to the LP5900 Typical Application Circuit (pg. 1) with: $V_{IN} = V_{OUT \ (NOM)} + 1.0V$, $V_{EN} = 1.2V$, $C_{IN} = C_{OUT} = 0.47 \ \mu F$, $I_{OUT} = 1.0 \ mA$. (*Note 2*), (*Note 7*)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IN}	Input Voltage			2.5		5.5	V
ΔV _{OUT}	Output Voltage Tolerance	$V_{IN} = (V_{OUT(NOM)} + 1.0V_{OUT(NOM)} + 1.0V_{OUT(NOM)}$ mA to 150mA) to 5.5V, I _{OUT} = 1	-2		2	%
	Line Regulation	$V_{IN} = (V_{OUT(NOM)} + 1.0V$ mA) to 5.5V, I _{OUT} = 1		0.05		%/V
	Load Regulation	I _{OUT} = 1 mA to 150 mA			0.001		%/mA
I _{LOAD}	Load Current	(Note 9)		0			- mA
	Maximum Output Current			150			IIIA
IQ	Quiescent Current (Note 11)	$V_{EN} = 1.2V, I_{OUT} = 0 \text{ m/}$	4		25	50	
		V _{EN} = 1.2V, I _{OUT} = 150	mA		160	230	μΑ
		V _{EN} = 0.3V (Disabled)		0.003	1.0		
I _G	Ground Current (Note 13)	I _{OUT} = 0 mA (V _{OUT} = 2.5V)			30		μΑ
V_{DO}	Dropout Voltage(Note 10)	I _{OUT} = 150 mA			80	150	mV
I _{SC}	Short Circuit Current Limit	(Note 12)			300		mA
PSRR	Power Supply Rejection Ratio	f = 100 Hz, I _{OUT} = 150 r	nA		85		
	(Note 15)	f = 1 kHz, I _{OUT} = 150 m	A		75		1
		f = 10 kHz, I _{OUT} = 150 r	nA		65		dB
		f = 50 kHz, I _{OUT} = 150 r	nA		52		
		f = 100 kHz, I _{OUT} = 150	mA		40		1
e _n	Output Noise Voltage	BW = 10 Hz to 100 kHz,	I _{OUT} = 0 mA		7		μV _{RMS}
	(Note 15)	$V_{IN} = 4.2V$	I _{OUT} = 1 mA		10		
			I _{OUT} = 150 mA		6.5		1
T _{SHUTDOWN}	Thermal Shutdown	Temperature	'		160		00
		Hysteresis			20		- ºC

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Login Input	t Thresholds			•		•
V _{IL}	Low Input Threshold (V _{EN})	V _{IN} = 2.5V to 5.5V			0.4	V
V _{IH}	High Input Threshold (V _{EN})	V _{IN} = 2.5V to 5.5V	1.2			V
I _{EN}	Input Current at V _{EN} Pin	V _{EN} = 5.5V and V _{IN} = 5.5V		5.5		
	(Note 14)	$V_{EN} = 0.0V$ and $V_{IN} = 5.5V$		0.001		μA
Transient C	Characteristics					
ΔV _{OUT} Line Transient (<i>Note 15</i>)		$V_{IN} = (V_{OUT(NOM}) + 1.0V)$ to $(V_{OUT(NOM}) + 1.6V)$ in 30 µs, $I_{OUT} = 1$ mA	-2			
		$V_{IN} = (V_{OUT(NOM)} + 1.6V)$ to $(V_{OUT(NOM)} + 1.0V)$ in 30 µs, $I_{OUT} = 1$ mA			2	- mV
	Load Transient	I _{OUT} = 1 mA to 150 mA in 10 μs	-110			
	(Note 15)	I _{OUT} = 150 mA to 1 mA in 10 μs			50	mV
	Overshoot on Startup (Note 15)				20	mV
	Turn on Time	To 95% of V _{OUT(NOM)}		150	300	μs

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

 $\textbf{Note 3:} \ \textbf{Internal thermal shutdown circuitry protects the device from permanent damage}.$

Note 4: The Human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

Note 5: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature $(T_{J-MAX-OP} = 125^{\circ}C)$, the maximum power dissipation of the device in the application (P_{D-MAX}) , and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$. See applications section.

Note 6: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Note 7: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

 $\textbf{Note 8: } \textbf{C}_{\text{IN}}, \textbf{C}_{\text{OUT}} \text{: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.}$

Note 9: The device maintains a stable, regulated output voltage without a load current.

Note 10: Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value. This parameter only applies to output voltages above 2.5V.

Note 11: Quiescent current is defined here as the difference in current between the input voltage source and the load at V_{OUT}.

Note 12: Short Circuit Current is measured with V_{OUT} pulled to 0v and V_{IN} worst case = 6.0V.

Note 13: Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.

Note 14: There is a 1 $\text{M}\Omega$ resistor between V_{EN} and ground on the device.


Note 15: This specification is guaranteed by design.

Note 16: Detailed description of the board can be found in JESD51-7


Output & Input Capacitor, Recommended Specifications

Symbol	Parameter	Conditions	Min	Nom	Max	Units
C _{IN}	Input Capacitance	Capacitance for stability	0.33	0.47		μF
C _{OUT}	Output Capacitance		0.33	0.47	10	
ESR	Output/Input Capacitance		5		500	mΩ

Note: The minimum capacitance should be greater than $0.33~\mu F$ over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.



Power Supply Rejection Ratio




20144157


20144151

6

Power Supply Rejection Ratio




Output Voltage Change vs Temperature




20144154


20144158


Ground Current vs V_{IN} , $I_{LOAD} = 0mA$








20144152













20144149


20144144





7 www.national.com


Enable Start-up Time, (I L= 100mA, V_{OUT} = 2.8V)



TIME (100 µs/Div)

20144145

Enable Start-up Time, (I_L= 100mA, V_{OUT} = 2.8V)



TIME (100 µs/Div)

20144147

Application Hints

POWER DISSIPATION AND DEVICE OPERATION

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die and ambient air. As stated in (*Note 5*) of the electrical characteristics, the allowable power dissipation for the device in a given package can be calculated using the equation:


$$P_{D} = \frac{(T_{JMAX} - T_{A})}{\theta_{JA}}$$

The actual power dissipation across the device can be represented by the following equation:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

This establishes the relationship between the power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the


Enable Start-up Time, ($I_L = 1mA$, $V_{OUT} = 2.8V$)



TIME (100 µs/Div)

20144146

Dropout Over Temperature (100mA)



20144105

device. These two equations should be used to determine the optimum operating conditions for the device in the application.

EXTERNAL CAPACITORS

Like any low-dropout regulator, the LP5900 requires external capacitors for regulator stability. The LP5900 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

INPUT CAPACITOR

An input capacitor is required for stability. The input capacitor should be at least equal to or greater than the output capacitor. It is recommended that a 0.47 μ F capacitor be connected between the LP5900 input pin and ground.

This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

Important: To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5900, then it is recommended to increase the input capacitor to at least 2.2µF.

Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application. There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain 0.47 μF ±30% over the entire operating temperature range.

OUTPUT CAPACITOR

The LP5900 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor (dielectric types X5R or X7R) in the 0.47 μF to 10 μF range, and with ESR between 5 m Ω to 500 m Ω , is suitable in the LP5900 application circuit. For this device the output capacitor should be connected between the V_{OUT} pin and a good ground connection and should be mounted within 1 cm of the device.

It may also be possible to use tantalum or film capacitors at the device output, V_{OUT} , but these are not as attractive for reasons of size and cost (see the section Capacitor Characteristics).

The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range 5 m Ω to 500 m Ω for stability.

CAPACITOR CHARACTERISTICS

The LP5900 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 0.47 μF to 4.7 μF , ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 0.47 μF ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability for the LP5900.

The temperature performance of ceramic capacitors varies by type and manufacturer. Most large value ceramic capacitors (≥2.2 µF) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within $\pm 15\%$ over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 0.47 μF to 4.7 μF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This

means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

NO-LOAD STABILITY

The LP5900 will remain stable and in regulation with no external load.

ENABLE CONTROL

The LP5900 may be switched ON or OFF by a logic input at the ENABLE pin. A high voltage at this pin will turn the device on. When the enable pin is low, the regulator output is off and the device typically consumes 3nA. However if the application does not require the shutdown feature, the $V_{\rm EN}$ pin can be tied to $V_{\rm IN}$ to keep the regulator output permanently on. In this case the supply voltage must be fully established 500µs or less to ensure correct operation of the start-up circuit. Failure to comply with this condition may cause a delayed start-up time of several seconds.

A 1M Ω pulldown resistor ties the V_{EN} input to ground, this ensures that the device will remain off when the enable pin is left open circuit. To ensure proper operation, the signal source used to drive the V_{EN} input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V_{II} and V_{IH}.

micro SMD MOUNTING

The micro SMD package requires specific mounting techniques, which are detailed in National Semiconductor Application Note AN-1112.


For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the micro SMD device.

micro SMD LIGHT SENSITIVITY

Exposing the micro SMD device to direct light may cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if they are situated in proximity to the device.

Light with wavelengths in the red and infra-red part of the spectrum have the most detrimental effect thus the fluorescent lighting used inside most buildings has very little effect on performance.


Physical Dimensions inches (millimeters) unless otherwise noted



4-Bump Thin micro SMD
NS Package Number TLA04CDA
The dimensions for X1, X2 and X3 are given as:

X1 = 1.065 mm ± 0.030 mm X2 = 1.090 mm ± 0.030 mm X3 = 0.600 mm ± 0.075 mm

10



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

www.national.com