Advanced
Linear
Devices, Inc.

## QUAD 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

## GENERAL DESCRIPTION

The ALD4702A/ALD4702B/ALD4702 is a quad monolithic precision CMOS rail-to-rail operational amplifier intended for a broad range of analog applications using $\pm 2.5 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ dual power supply systems, as well as +4 V to +10 V battery operated systems. All device characteristics are specified for +5 V single supply or $\pm 2.5 \mathrm{~V}$ dual supply systems. Total supply current for four operational amplifiers is 6 mA maximum at 5 V supply voltage. It is manufactured with Advanced Linear Devices' enhanced ACMOS silicon gate CMOS process.

The ALD4702A/ALD4702B/ALD4702 is designed to offer a trade-off of performance parameters providing a wide range of desired specifications. It has been developed specifically with the +5 V single supply or $\pm 2.5 \mathrm{~V}$ dual supply user andoffers the popular industry pin configuration of LM324 and ICL7641 types.

Several important characteristics of the device make many applications easy to implement for these supply voltages. First, the operational amplifier can operate with rail to rail input and output voltages. This feature allows numerous analog serial stages to be implemented without losing operating voltage margin. Second, the device was designed to accommodate mixed applications where digital and analog circuits may work off the same 5 V power supply. Third, the output stage can drive up to 400 pF capacitive and $5 \mathrm{~K} \Omega$ resistive loads in non-inverting unity gain connection and double the capacitance in the inverting unity gain mode.

These features, coupled with extremely low input currents, high voltage gain, useful bandwidth of 1.5 MHz , a slew rate of $2.1 \mathrm{~V} / \mu \mathrm{s}$, low power dissipation, low offset voltage and temperature drift, make the ALD4702A/ALD4702B/ALD4702 a truly versatile, user friendly, operational amplifier.

The ALD4702A/ALD4702B/ALD4702 is designed and fabricated with silicon gate CMOS technology, and offers 1pA typical input bias current. On-chip offset voltage trimming allows the device to be used without nulling in most applications. The device offers typical offset drift of less than $7 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ which eliminates many trim or temperature compensation circuits. For precision applications, the ALD4702A/ ALD4702B/ALD4702 is designed to settle to $0.01 \%$ in $8 \mu \mathrm{~s}$. Additionally, robust design and rigorous screening make this device especially suitable for operation in temperature-extreme environments and rugged conditions.

ORDERING INFORMATION ("L" suffix denotes lead-free (RoHS))

| Operating Temperature Range |  |  |
| :--- | :--- | :--- |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| 14 -Pin | $14-$-Pin | 14 -Pin |
| Small Outline | Plastic Dip | CERDIP |
| Package (SOIC) | Package | Package |
| ALD4702ASBL | ALD4702APBL | ALD4702ADB |
| ALD4702BSBL | ALD4702BPBL | ALD4702BDB |
| ALD4702SBL | ALD4702PBL | ALD4702DB |

[^0]
## FEATURES

- Rail-to-rail input and output voltage ranges
- Symmetrical push-pull class AB output drivers
- All parameters specified for +5 V single supply or $\pm 2.5 \mathrm{~V}$ dual supply systems
- Inputs can extend beyond supply rails by 300 mV
- Outputs settle to 2 mV of supply rails
- High load capacitance capability up to 4000pF
- No frequency compensation required -unity gain stable
- Extremely low input bias currents -1.0pA typical
- Ideal for high source impedance applications
- Dual power supply $\pm 2.5 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ operation
- Single power supply +5 V to +10 V operation
- High voltage gain-typically $85 \mathrm{~V} / \mathrm{mV}$ @ $\pm 2.5 \mathrm{~V}$ and $250 \mathrm{~V} / \mathrm{mV} @ \pm 5.0 \mathrm{~V}$
- Drive as low as $2 \mathrm{~K} \Omega$ load with 5 mA drive current
- Output short circuit protected
- Unity gain bandwidth of 1.5 MHz
- Slew rate of $1.9 \mathrm{~V} / \mathrm{\mu s}$
- Low power dissipation
- Suitable for rugged, temperature-extreme environments


## APPLICATIONS

- Voltage amplifier
- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- Signal conditioning circuits
- Sensor and transducer amplifiers
- Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
- Current to voltage convert
- Coaxial cable driver


## PIN CONFIGURATION



Rev 2.0 ©2010 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, CA 94089-1706 Tel: (408) 747-1155 Fax: (408) 747-1286 www.aldinc.com

## ABSOLUTE MAXIMUM RATINGS

Supply voltage, $\mathrm{V}+$ referenced to $\mathrm{V}-\longrightarrow-0.3 \mathrm{~V}$ to $\mathrm{V}++10.6 \mathrm{~V}$
Supply voltage, $\mathrm{V}_{\mathrm{S}}$ referenced to V -
Differential input voltage range
$\qquad$ $\pm 5.3 \mathrm{~V}$

Power dissipation -0.3 V to $\mathrm{V}++0.3 \mathrm{~V}$

Operating tempurature range
SBL, PBL packages $\qquad$ 0 mW

Storage tempurature range
DB package $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead tempurature, 10 seconds $\qquad$ $+260^{\circ} \mathrm{C}$
CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.

## OPERATING ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 4702A |  |  | 4702B |  |  | 4702 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Supply Voltage | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{S}} \\ & \mathrm{~V}+ \end{aligned}$ | $\begin{array}{r}  \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{aligned} & \pm 5.0 \\ & 10.0 \end{aligned}$ | $\begin{array}{r}  \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{aligned} & \pm 5.0 \\ & 10.0 \end{aligned}$ | $\begin{array}{r} \hline \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{aligned} & \pm 5.0 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | Dual Supply Single Supply |
| Input Offset Voltage | VOS |  |  | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ |  |  | $\begin{aligned} & 2.0 \\ & 3.5 \end{aligned}$ |  |  | $\begin{aligned} & 5.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ | $\begin{aligned} & R \mathrm{R} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Offset Current | los |  | 1.0 | $\begin{array}{r} 25 \\ 240 \end{array}$ |  | 1.0 | $\begin{array}{r} 25 \\ 240 \end{array}$ |  | 1.0 | $\begin{array}{r} 25 \\ 240 \end{array}$ | pA <br> pA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | 1.0 | $\begin{array}{r} 30 \\ 300 \end{array}$ |  | 1.0 | $\begin{array}{r} 30 \\ 300 \end{array}$ |  | 1.0 | $\begin{array}{r} 30 \\ 300 \end{array}$ | pA <br> pA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Voltage Range | $\mathrm{V}_{\text {IR }}$ | $\begin{aligned} & -0.3 \\ & -2.8 \end{aligned}$ |  | $\begin{array}{r} 5.3 \\ +2.8 \end{array}$ | $\begin{aligned} & -0.3 \\ & -2.8 \end{aligned}$ |  | $\begin{array}{r} 5.3 \\ +2.8 \end{array}$ | $\begin{aligned} & -0.3 \\ & -2.8 \end{aligned}$ |  | $\begin{array}{r} 5.3 \\ +2.8 \end{array}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \end{aligned}$ |
| Input <br> Resistance | RIN |  | $10^{12}$ |  |  | $10^{12}$ |  |  | $10^{12}$ |  | $\Omega$ |  |
| Input Offset Voltage Drift | TCV ${ }_{\text {OS }}$ |  | 7 |  |  | 7 |  |  | 7 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | 83 83 |  | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | 83 83 |  | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 83 \\ & 83 \end{aligned}$ |  | dB | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | 83 83 |  | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | 83 83 |  | 60 | 83 83 |  | dB | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Large Signal Voltage Gain | Av | 15 | 28 100 |  | 15 | $\begin{array}{r} 28 \\ 100 \end{array}$ |  | 12 | $\begin{array}{r} 28 \\ 100 \end{array}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ | $\begin{aligned} & R_{\mathrm{L}}=10 \mathrm{~K} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{M} \Omega \end{aligned}$ |
| Output <br> Voltage <br> Range | $\mathrm{V}_{\mathrm{O}}$ low <br> $\mathrm{V}_{\mathrm{O}}$ high | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | V | $\begin{aligned} & R_{L}=1 \mathrm{M} \Omega \text { Single supply } \\ & 0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
|  | Volow $\mathrm{V}_{\mathrm{O}}$ high | 2.40 | $\begin{array}{r} -2.44 \\ 2.44 \end{array}$ | -2.40 | 2.40 | $\begin{array}{r} -2.44 \\ 2.44 \end{array}$ | -2.40 | 2.40 | $\begin{array}{r} -2.44 \\ 2.44 \end{array}$ | -2.40 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ | $R_{L}=10 K \Omega \text { Dual supply }$ $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ |
| Output Short Circuit Current | ISC |  | 8 |  |  | 8 |  |  | 8 |  | mA |  |
| Supply Current | IS |  | 4.0 | 6.0 |  | 4.0 | 6.0 |  | 4.0 | 6.0 | mA | VIN $=0 \mathrm{~V}$ No Load |
| Power Dissipation | PD |  | 20 | 30 |  | 20 | 30 |  | 20 | 30 | mW | Both amplifiers $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | 1 |  |  | 1 |  |  | 1 |  | pF |  |
| Bandwidth | BW | 0.7 | 1.5 |  | 0.7 | 1.5 |  | 0.7 | 1.5 |  | MHz |  |
| Slew Rate | $S_{R}$ | 1.1 | 1.9 |  | 1.1 | 1.9 |  | 1.1 | 1.9 |  | V/us | $A_{V}=+1 \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Rise time | $\mathrm{tr}_{r}$ |  | 0.2 |  |  | 0.2 |  |  | 0.2 |  | $\mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Overshoot <br> Factor |  |  | 10 |  |  | 10 |  |  | 10 |  | \% | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |

OPERATING ELECTRICAL CHARACTERISTICS (cont'd)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V}= \pm 2.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 4702A |  |  | 4702B |  |  | 4702 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Maximum Load Capacitance | $C_{L}$ |  | $\begin{array}{r} 400 \\ 4000 \end{array}$ |  |  | 400 4000 |  |  | 400 4000 |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \text { Gain }=1 \\ & \text { Gain }=5 \end{aligned}$ |
| Input Noise Voltage | $e_{n}$ |  | 26 |  |  | 26 |  |  | 26 |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ | $f=1 \mathrm{KHz}$ |
| Input Current Noise | $\mathrm{i}_{\mathrm{n}}$ |  | 0.6 |  |  | 0.6 |  |  | 0.6 |  | $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ | $f=10 \mathrm{~Hz}$ |
| Settling Time | $\mathrm{t}_{\text {s }}$ |  | 8.0 3.0 |  |  | 8.0 3.0 |  |  | 8.0 3.0 |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ | $\begin{aligned} & 0.01 \% \\ & 0.1 \% A_{V}=-1 \\ & R_{L}=5 K \Omega \quad C_{L}=50 p F \end{aligned}$ |

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 4702A |  |  | 4702B |  |  | 4702 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Power Supply Rejection Ratio | PSRR |  | 83 |  |  | 83 |  |  | 83 |  | dB | $\mathrm{R}_{S} \leq 100 \mathrm{~K} \Omega$ |
| Common Mode Rejection Ratio | CMRR |  | 83 |  |  | 83 |  |  | 83 |  | dB | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Large Signal Voltage Gain | $A_{V}$ |  | 250 |  |  | 250 |  |  | 250 |  | V/mV | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Output Voltage Range | $\mathrm{V}_{\mathrm{O}}$ low <br> $V_{O}$ high | 4.8 | $\begin{array}{r} -4.90 \\ 4.93 \end{array}$ | -4.8 | 4.8 | $\begin{array}{r} -4.90 \\ 4.93 \end{array}$ | -4.8 | 4.8 | $\begin{array}{r} -4.90 \\ 4.93 \end{array}$ | -4.8 | V | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Bandwidth | Bw |  | 1.7 |  |  | 1.7 |  |  | 1.7 |  | MHZ |  |
| Slew Rate | $S_{R}$ |  | 2.8 |  |  | 2.8 |  |  | 2.8 |  | V/us | $\begin{aligned} & A V=+1 \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |

VS $=+5.0 \mathrm{~V}-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Symbol | 4702ADA |  |  | 4702BDA |  |  | 4702DA |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Input Offset Voltage | VOS |  |  | 2.0 |  |  | 4.0 |  |  | 7.0 | mV | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Input Offset Current | los |  |  | 8.0 |  |  | 8.0 |  |  | 8.0 | nA |  |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  |  | 10.0 |  |  | 10.0 |  |  | 10.0 | nA |  |
| Power Supply Rejection Ratio | PSRR | 60 | 75 |  | 60 | 75 |  | 60 | 75 |  | dB | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Common Mode Rejection Ratio | CMRR | 60 | 83 |  | 60 | 83 |  | 60 | 83 |  | dB | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Large Signal Voltage Gain | $A_{V}$ | 10 | 25 |  | 10 | 25 |  | 7 | 25 |  | V/mV | $\mathrm{R}_{\mathrm{L}} \leq 10 \mathrm{~K} \Omega$ |
| Output Voltage Range | $\mathrm{V}_{\mathrm{O}}$ low <br> $V_{O}$ high | 4.8 | $\begin{aligned} & \hline 0.1 \\ & 4.9 \\ & \hline \end{aligned}$ | 0.2 | 4.8 | $\begin{aligned} & 0.1 \\ & 4.9 \\ & \hline \end{aligned}$ | 0.2 | 4.8 | $\begin{aligned} & 0.1 \\ & 4.9 \\ & \hline \end{aligned}$ | 0.2 | V | $\mathrm{R}_{\mathrm{L}} \leq 10 \mathrm{~K} \Omega$ |

## Design \& Operating Notes:

1. The ALD4702A/ALD4702B/ALD4702 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. The ALD4702A/ALD4702B/ALD4702 is internally compensated for unity gain stability using a novel scheme. This design produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD4702A ALD4702B/ALD4702 will typically drive 400pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800 pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD4702A/ALD4702B/ALD4702 is much more resistant to parasitic oscillations.
2. The ALD4702A/ALD4702B/ALD4702 has complementary p-channel and n -channel input differential stages connected in parallel to accomplish rail-to-rail input common mode voltage range. With the common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5 V above the negative supply voltage. As offset voltage trimming on the ALD4702A/ALD4702B/ALD4702 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain greater than 2.5 (5V operation), where the common mode voltage does not make excursions below this switching point.
3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1 pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. For applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
4. The output stage consists of class $A B$ complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor when connected. In the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes the ALD4702A/ALD4702B/ ALD4702 an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
5. The ALD4702A/ALD4702B/ALD4702 operational amplifier has been designed with static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3 V of the power supply voltage levels. Alternatively, a $100 \mathrm{~K} \Omega$ or higher value resistor at the input terminals will limit input currents to acceptable levels while causing very small or negligible accuracy effects.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS (cont'd)



## TYPICAL APPLICATIONS

## RAIL-TO-RAIL VOLTAGE FOLLOWER/BUFFER

RAIL-TO-RAIL WAVEFORM



Performance waveforms.
Upper trace is the output of a Wien Bridge Oscillator. Lower trace is the output of Rail-to-Rail voltage follower.

## LOW OFFSET SUMMING AMPLIFIER

## PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER




RAIL-TO-RAIL VOLTAGE COMPARATOR


## SOIC-14 PACKAGE DRAWING

## 14 Pin Plastic SOIC Package



| Dim | Millimeters |  | Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 1.35 | 1.75 | 0.053 | 0.069 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.10 | 0.25 | 0.004 | 0.010 |
| b | 0.35 | 0.45 | 0.014 | 0.018 |
| C | 0.18 | 0.25 | 0.007 | 0.010 |
| D-14 | 8.55 | 8.75 | 0.336 | 0.345 |
| E | 3.50 | 4.05 | 0.140 | 0.160 |
| e | 1.27 BSC |  | 0.050 |  |
| BSC |  |  |  |  |
| H | 5.70 | 6.30 | 0.224 | 0.248 |
| $\mathbf{L}$ | 0.60 | 0.937 | 0.024 | 0.037 |
| Ø | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| S | 0.25 | 0.50 | 0.010 | 0.020 |



## PDIP-14 PACKAGE DRAWING

## 14 Pin Plastic DIP Package



## CERDIP-14 PACKAGE DRAWING

## 14 Pin CERDIP Package




[^0]:    * Contact factory for leaded (non-RoHS) or high temperature versions.

