

SP3508

Rugged 3.3V, 20Mbps, 8 Channel Multiprotocol Transceiver with Programmable DCE/DTE and Termination Resistors

FEATURES

Fast 20Mbps Differential Transmission Rates

 Internal Transceiver Termination Resistors for V.11 & V.35

Interface Modes:

- EIA-530 (V.10 & V.11) — RS-232 (V.28) - EIA-530A (V.10 & V.11) — X.21 (V.11)

— RS-449/V.36 - V.35 (V.35 & V.28)

(V.10 & V.11)

- Protocols are Software Selectable with 3-Bit Word
- Eight (8) Drivers and Eight (8) Receivers
- Termination Network Disable Option
- Internal Line or Digital Loopback for Diagnostic Testing
- Certified conformance to NET1/NET2 and TBR-1 TBR-2 by TUV Rheinland (TBR2/30451940.001/04)
- Easy Flow-Through Pinout
- +3.3V Only Operation
- Individual Driver and Receiver Enable/Disable Controls
 Secure Communication Terminals
- •Operates in either DTE or DCE Mode

Now Available in Lead Free Packaging

Refer to page 9 for pinout

APPLICATIONS

- Router
- Frame Relay
- CSU
- DSU
- PBX

DESCRIPTION

The SP3508 is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP3508 is fabricated using a low power BiCMOS process technology, and incorporates a regulated charge pump allowing +3.3V only operation. Exar's patented charge pump provides a regulated output of ±5.5V, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP3508 requires no additional external components for compliant operation for all of the eight (8) modes of operation other than six capacitors used for the internal charge pump. All necessary termination is integrated within the SP3508 and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP3508 provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP3508 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP3508 also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 termination can be switched off using a control pin (TERM OFF) for monitoring applications. All eight (8) drivers and receivers in the SP3508 include separate enable pins for added convenience. The SP3508 is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

ABSOLUTE MAXIMUM RATINGS

V _{CC}	+7V				
Input Voltages:					
Logic	0.3V to (V _{CC} +0.5V)				
Drivers	0.3V to (V _{CC} +0.5V)				
Receivers	±15.5V				
Output Voltages:					
Logic	0.3V to (V _{cc} +0.5V)				
Drivers	±12V				
Receivers	0.3V to (V _{cc} +0.5V)				
Storage Temperature	65°C to +150°C				
Power Dissipation	1520mW				
(derate 19.0mW/°C above +70°C)					
Junction Temperature T _J	+141°C				

Package Derating:	
Ø _{.IA}	36.9 °C/W
ø _{.ic}	6.5 °C/W

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

STORAGE CONSIDERATIONS

Due to the relatively large package size of the 100-pin quad flat-pack, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be

used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125°C in order to remove moisture prior to soldering. Exar ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below 30%RH.

ELECTRICAL SPECIFICATIONS

PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS	
LOGIC INPUTS							
V _{IL}			0.8	*	V		
V _{IH}	2.0			*	V		
LOGIC OUTPUTS							
V _{OL}			0.4	*	V	I _{OUT} = -3.2mA	
V _{OH}	V _{CC} - 0.6	V _{cc} - 0.3		*	V	I _{OUT} = 1.0mA	
V.28 DRIVER DC Parameter	s (OUTPU	TS)					
Open Circuit Voltage			+/-10	*	V	Per Figure 1	
Loaded Voltage	+/-5.0			*	V	Per Figure 2	
Short-Circuit Current			+/-100	*	mA	Per Figure 4	
Power-Off Impedance	300			*	Ω	Per Figure 5	
V.28 DRIVER AC Parameter	s (Output	s)				V _{CC} = 3.3V for AC parameters	
Transition Time			1.5	*	μs	Per Figure 6, +3V to -3V	
Instantaneous Slew Rate			30		V/ µs	Per Figure 3	
Propagation Delay: t _{PHL}	0.5	1.0	3.0	*	μs		
Propagation Delay: t _{PLH}	0.5	1.0	3.0	*	μs		
Max. Transmission Rate	120	230		•	kbps		

PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS
V.28 RECEIVER DC Parame						
Input Impedance	3		7	*	kΩ	Per Figure 7
Open-Circuit Bias			+2.0	*	V	Per Figure 8
HIGH Threshold		1.7	3.0	*	V	
LOW Threshold	0.8	1.2		*	V	
V.28 RECEIVER AC Parame	ters	•				V _{CC} = 3.3V for AC parameters
Propagation Delay: t _{PHL}		100	500		ns	
Propagation Delay: t _{PLH}		100	500		ns	
Max. Transmission Rate	120	230			kbps	
V.10 DRIVER DC Parameter	s (Output	s)				
Open Circuit Voltage	+/-4.0		+/-6.0	*	V	Per Figure 9
Test-Terminated Voltage	0.9V _{cc}				V	Per Figure 10
Short-Circuit Current			+/-150		mA	Per Figure 11
Power-Off Current			+/-100	*	μA	Per Figure 12
V.10 DRIVER AC Parameter	s (Output	s)				V _{CC} = 3.3V for AC parameters
Transition Time			200	*	ns	Per Figure 13, 10% to 90%
Propagation Delay: t _{PHL}		100	500	*	ns	
Propagation Delay: t _{PLH}		100	500	*	ns	
Max. Transmission Rate	120			•	kbps	
V.10 RECEIVER DC Parame	ters (Inpu	ts)				
Input Current	-3.25		+3.25		mA	Per Figures 14 and 15
Input Impedance	4			*	kΩ	
Sensitivity			+/-0.3	*	V	
V.10 RECEIVER AC Parame	n	V _{cc} = 3.3V for AC parameters				
Propagation Delay: t _{PHL}		120	250	*	ns	
Propagation Delay: t _{PLH}		120	250	*	ns	
Max. Transmission Rate	120			*	kbps	

ELECTRICAL SPECIFICATIONS

PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS	
V.11 DRIVER DC Parameters (Outputs)							
Open Circuit Voltage (V _{oc})			+/-6.0	•	V	Per Figure 16	
Test Terminated Voltage	+/-2.0			•	V	Per Figure 17	
	0.5(V _{oc})			•	V		
Balance			+/-0.4		V	Per Figure 17	
Offset			+3.0	*	V	Per Figure 17	
Short-Circuit Current			+/-150	*	mA	Per Figure 18	
Power-Off Current			+/-100	*	μA	Per Figure 19	
V.11 DRIVER AC Parameter	s (Output	s)				V _{CC} = 3.3V for AC parameters	
Transition Time			10	*	ns	Per Figures 21 and 35, 10% to 90% using $C_L = 50pF$	
Propagation Delay: t _{PHL}		30	85	•	ns	Per Figures 32 and 35	
Propagation Delay: t _{PLH}		30	85	•	ns	Per Figures 32 and 35	
Differential Skew		5	10	•	ns	Per Figures 32 and 35	
Max. Transmission Rate	20			•	Mbps		
V.11 RECEIVER DC Parame	ters (Inpu	ts)					
Common Mode Range	-7		+7	•	V		
Sensitivity			+/-0.2	•	V		
Input Current	-3.25		+3.25		mA	Per Figures 20 and 22; Power on or off	
Current with 100Ω Termination			+/-60		mA	Per Figures 23 and 24	
Input Impedance	4			•	kΩ		
V.11 RECEIVER AC Parame	V_{cc} = 3.3V for AC parameters using CL = 50pF						
Propagation Delay: t _{PHL}		30	85		ns	Per Figures 32 and 37	
Propagation Delay: t _{PLH}		30	85		ns	Per Figures 32 and 37	
Skew		5	10		ns	Per Figure 32	
Max. Transmission Rate	20				Mbps		

ELECTRICAL SPECIFICATIONS

PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS	
V.35 DRIVER DC Parameter	s (Output	s)					
Open Circuit Voltage			+/-1.20		V	Per Figure 16	
Test Terminated Voltage	+/-0.44		+/-0.66		V	Per Figure 25	
Offset			+/-0.6	*	V	Per Figure 25	
Output Overshoot	-0.2V _{ST}		+0.2V _{ST}	+	V	Per Figure 25; V _{ST} = Steady State value	
Source Impedance	50		150	*	Ω	Per Figure 26; $Z_S = V_2/V_1 \times 50$	
Short-Circuit Impedance	135		165		Ω	Per Figure 27	
V.35 DRIVER AC Parameter	s (Output	s)	1			V _{CC} = 3.3V for AC parameters	
Transition Time			20	*	ns		
Propagation Delay: t _{PHL}		30	85	*	ns	Per Figures 32 and 35; C _L = 20pF	
Propagation Delay: t _{PLH}		30	85	•	ns	Per Figures 32 and 35; C _L = 20pF	
Differential Skew			5	*	ns	Per Figures 32 and 35; C _L = 20pF	
Max. Transmission Rate	20			*	Mbps		
V.35 RECEIVER DC Parame	ters (Inpu	ts)					
Sensitivity		+/-50	+/-200	*	mV		
Source Impedance	90		110		Ω	Per Figure 29; $Z_S = V_2/V_1 \times 50\Omega$	
Short-Circuit Impedance	135		165		Ω	Per Figure 30	
V.35 RECEIVER AC Parame	ters					V _{CC} = 3.3V for AC parameters	
Propagation Delay: t _{PHL}		30	85		ns	Per Figures 32 and 37; $C_L = 20pF$	
Propagation Delay: t _{PLH}		30	85		ns	Per Figures 32 and 37; $C_L = 20pF$	
Skew		5	10		ns	Per Figure 32; C _L = 20pF	
Max. Transmission Rate	20				Mbps		
TRANSCEIVER LEAKAGE	TRANSCEIVER LEAKAGE CURRENTS						
Driver Output 3-State Current			200		μA	Per Figure 31; Drivers Disabled	
Receiver Output 3-State Current		1	10		μA	D _X = 111	

ELECTRICAL SPECIFICATIONS


PARAMETER	MIN.	TYP.	MAX.		UNITS	CONDITIONS		
POWER REQUIREMENTS	POWER REQUIREMENTS							
V _{cc}	3.15	3.3	3.45		V			
I _{cc} (No Mode Selected)		1		•	μA	All I_{CC} values are with V_{CC} = +3.3V		
(V.28 / RS-232)		95		*	mA	f_{IN} = 230kbps; Drivers active and loaded		
(V.11 / RS-422)		230		*	mA	f _{IN} = 20Mbps; Drivers active and loaded		
(EIA-530 & RS-449)		270		*	mA	f _{IN} = 20Mbps; Drivers active and loaded		
(V.35)		170		*	mA	V.35 @ f _{IN} = 20Mbps, V.28 @ f _{IN} = 230kbps		

 $\rm T_{_{A}}$ = 0 to 70°C and $\rm V_{_{CC}}$ = 3.3V ± 5% unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	Units	CONDITIONS		
DRIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE							
RS-232/V.28							
t _{PZL} ; Tri-state to Output LOW		0.70	5.0	μs	C _L = 100pF, Fig. 33 & 39 ; S ₁ closed		
t _{PZH} ; Tri-state to Output HIGH		0.40	2.0	μs	C _L = 100pF, Fig. 33 & 39 ; S ₂ closed		
t _{PLZ} ; Output LOW to Tri-state		0.20	2.0	μs	C _L = 100pF, Fig. 33 & 39 ; S ₁ closed		
t _{PHZ} ; Output HIGH to Tri-state		0.40	2.0	μs	C _L = 100pF, Fig. 33 & 39 ; S ₂ closed		
RS-423/V.10							
t _{PZL} ; Tri-state to Output LOW		0.15	2.0	μs	C _L = 100pF, Fig. 33 & 39 ; S ₁ closed		
t _{PZH} ; Tri-state to Output HIGH		0.20	2.0	μs	C _L = 100pF, Fig. 33 & 39 ; S ₂ closed		
t _{PLZ} ; Output LOW to Tri-state		0.20	2.0	μs	C _L = 100pF, Fig. 33 & 39 ; S ₁ closed		
t _{PHZ} ; Output HIGH to Tri-state		0.15	2.0	μs	C _L = 100pF, Fig. 33 & 39 ; S ₂ closed		
RS-422/V.11							
t _{PZL} ; Tri-state to Output LOW		2.80	10.0	μs	C _L = 100pF, Fig. 33 & 36 ; S ₁ closed		
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μs	C _L = 100pF, Fig. 33 & 36 ; S ₂ closed		
t _{PLZ} ; Output LOW to Tri-state		0.10	2.0	μs	C _L = 15pF, Fig. 33 & 36 ; S ₁ closed		
t_{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μs	C _L = 15pF, Fig. 33 & 36 ; S ₂ closed		
V.35							
t _{PZL} ; Tri-state to Output LOW		2.60	10.0	μs	C _L = 100pF, Fig. 33 & 36 ; S ₁ closed		
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μs	C _L = 100pF, Fig. 33 & 36 ; S ₂ closed		
t _{PLZ} ; Output LOW to Tri-state		0.10	2.0	μs	C _L = 15pF, Fig. 33 & 36 ; S ₁ closed		
t _{PHZ} ; Output HIGH to Tri-state		0.15	2.0	μs	C _L = 15pF, Fig. 33 & 36 ; S ₂ closed		
RECEIVER DELAY TIME BETV	VEEN AC	TIVE MC	DE AND	TRI-STA	TE MODE		
RS-232/V.28							
t _{PZL} ; Tri-state to Output LOW		0.12	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed		
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed		
t _{PLZ} ; Output LOW to Tri-state		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed		
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed		
RS-423/V.10							
t _{PZL} ; Tri-state to Output LOW		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed		
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed		
t _{PLZ} ; Output LOW to Tri-state		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₁ closed		
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 37 ; S ₂ closed		

 $\rm T_{\rm A}$ = 0 to 70°C and $\rm V_{\rm CC}$ = +3.3V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-422/V.11		•			
t _{PZL} ; Tri-state to Output LOW		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 38 ; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μs	C _L = 100pF, Fig. 34 & 38 ; S ₂ closed
$t_{\rm PLZ}$; Output LOW to Tri-state		0.10	2.0	μs	$C_L = 15pF$, Fig. 34 & 38 ; S_1 closed
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μs	$C_L = 15pF$, Fig. 34 & 38 ; S_2 closed
V.35					
t _{PZL} ; Tri-state to Output LOW		0.10	2.0	μs	$C_L = 100 pF, Fig. 34 & 38; S_1 closed$
t _{PZH} ; Tri-state to Output HIGH		0.10	2.0	μs	$C_L = 100 pF$, Fig. 34 & 38 ; S_2 closed
$t_{\rm PLZ}$; Output LOW to Tri-state		0.10	2.0	μs	$C_L = 15pF$, Fig. 34 & 38 ; S_1 closed
t _{PHZ} ; Output HIGH to Tri-state		0.10	2.0	μs	$C_L = 15pF$, Fig. 34 & 38 ; S_2 closed
TRANSCEIVER TO TRANSCE	IVER SK	EW		(t	per Figures 32, 35, 37)
RS-232 Driver		100		ns	$[(t_{_{\mathrm{PHL}}})\mathrm{Tx1} - (t_{_{\mathrm{PHL}}})\mathrm{Txn}]$
		100		ns	$[(t_{PLH})Tx1 - (t_{PLH})Txn]$
RS-232 Receiver		20		ns	$[(t_{PHL})Rx1 - (t_{PHL})Rxn]$
		20		ns	$[(t_{PLH})Rx1 - (t_{PLH})Rxn]$
RS-422 Driver		2		ns	$[(t_{_{\mathrm{PHL}}})\mathrm{Tx1} - (t_{_{\mathrm{PHL}}})\mathrm{Txn}]$
		2		ns	$[(t_{PLH})Tx1 - (t_{PLH})Txn]$
RS-422 Receiver		3		ns	$[(t_{PHL})Rx1 - (t_{PHL})Rxn]$
		3		ns	$[(t_{PLH})Rx1 - (t_{PLH})Rxn]$
RS-423 Driver		5		ns	$[(t_{PHL})Tx2 - (t_{PHL})Txn]$
		5		ns	$[(t_{PLH})Tx2 - (t_{PLH})Txn]$
RS-423 Receiver		5		ns	$[(t_{_{PHL}})Rx2 - (t_{_{PHL}})Rxn]$
		5		ns	$[(t_{\scriptscriptstyle PLH})Rx2 - (t_{\scriptscriptstyle PLH})Rxn]$
V.35 Driver		4		ns	$[(t_{PHL})Tx1 - (t_{PHL})Txn]$
		4		ns	$[(t_{PLH})Tx1 - (t_{PLH})Txn]$
V.35 Receiver		6		ns	$[(t_{_{PHL}})Rx1 - (t_{_{PHL}})Rxn]$
		6		ns	$[(t_{PLH})Rx1 - (t_{PLH})Rxn]$



SP3508 Pin Designation						
Pin Number	Pin Name	Description				
1	GND	Signal Ground				
2	SDEN	TxD Driver Enable Input				
3	TTEN	TxCE Driver Enable Input				
4	STEN	ST Driver Enabe Input				
5	RSEN	RTS Driver Enable Input				
6	TREN	DTR Driver Enable Input				
7	RRCEN	DCD Driver Enable Input				
8	RLEN	RL Driver Enable Input				
9	LLEN#	LL Driver Enable Input				
10	RDEN#	RxD Receiver Enabe Input				
11	RTEN#	RxC Receiver Enable Input				
12	TxCEN#	TxC Receiver Enable Input				
13	CSEN#	CTS Receiver Enable Input				
14	DMEN#	DSR Receiver Enable Input				
15	RRTEN#	DCD _{DTE} Receiver Enable Input				
16	ICEN#	RI Receiver Enable Input				
17	TMEN	TM Receiver Enable Input				
18	D0	Mode Select Input				
19	D1	Mode Select Input				
20	D2	Mode Select Input				
21	DLATCH#	Decoder Latch Input				
22	TERM_OFF	Termination Disable Input				
23	VCC	Power Supply Input				
24	C3P	Charge Pump Capacitor				
25	GND	Signal Ground				

SP3508 Pin Designation					
Pin Number	Pin Name	Description			
26	C3N	Charge Pump Capacitor			
27	VSS2	Minus VCC			
28	AGND	Signal Ground			
29	AVCC	Power Supply Input			
30	LOOPBACK#	Loopback Mode Enable Input			
31	TxD	TxD Driver TTL Input			
32	TxCE	TxCE Driver TTL input			
33	ST	ST Driver TTL Input			
34	RTS	RTS Driver TTL Input			
35	DTR	DTR Driver TTL Input			
36	DCD_DCE	DCD _{DCE} Driver TTL Input			
37	RL	RL Driver TTL Input			
38	LL	LL Driver TTL Input			
39	RxD	RxD Receiver TTL Output			
40	RxC	RxC Receiver TTL Output			
41	TxC	TxC Receiver TTL Output			
42	CTS	CTS Receiver TTL Output			
43	DSR	DSR Receiver TTL Output			
44	DCD_DTE	DCD _{DTE} Receiver TTL Output			
45	RI	RI Receiver TTL Output			
46	ТМ	TM Receiver TTL Output			
47	GND	Signal Ground			
48	VCC	Power Supply Input			
49	RD(B)	RxD Non-Inverting Input			
50	RD(A)	RxD Inverting Input			

SP3508 Pin Designation

Pin Number	Pin Name	Description
51	RT(B)	RxC Non-Inverting Input
52	RT(A)	RxC Inverting Input
53	TxC(B)	TxC Non-Inverting Input
54	GND	Signal Ground
55	TxC(A)	TxC Inverting Input
56	CS(B)	CTS Non-Inverting Input
57	CS(A)	CTS Inverting Input
58	DM(B)	DSR Non-Inverting Input
59	DM(A)	DSR Inverting Input
60	GNDV10	V.10 RX Reference Node
61	RRT(B)	DCD _{DTE} Non-Inverting Input
62	RRT(A)	DCD _{DTE} Inverting Input
63	IC	RI Receiver Input
64	TM(A)	TM Receiver Input
65	LL(A)	LL Driver Output
66	VCC	Power Supply Input
67	RL(A)	RL Driver Output
68	VSS1	-2xVCC Charge Pump Output
69	C2N	Charge Pump Capacitor
70	C1N	Charge Pump Capacitor
71	GND	Signal Ground
72	C2P	Charge Pump Capacitor
73	VCC	Power Supply Input
74	C1P	Charge Pump Capacitor
75	GND	Signal Ground

SP3508 Pin Designation

Pin Number	Pin Name	Description
76	VDD	2xVCC Charge Pump Output
77	RRC(B)	DCD _{DCE} Non-Inverting Output
78	VCC	Power Supply Input
79	RRC(A)	DCD _{DCE} Inverting Output
80	GND	Signal Ground
81	RS(A)	RTS Inverting Output
82	VCC	Power Supply Input
83	RS(B)	RTS Non-Inverting Output
84	GND	Signal Ground
85	TR(A)	DTR Inverting Output
86	VCC	Power Supply Input
87	TR(B)	DTR Non-Inverting Output
88	GND	Signal Ground
89	ST(A)	ST Inverting Output
90	VCC	Power Supply Input
91	ST(B)	ST Non-Inverting Output
92	GND	Signal Ground
93	TT(A)	TxCE Inverting Output
94	VCC	Power Supply Input
95	TT(B)	TxCE Non-Inverting Output
96	GND	Signal Ground
97	SD(A)	TxD Inverting Output
98	VCC	Power Supply Input
99	SD(B)	TxD Non-Inverting Output
100	VCC	Power Supply Input

SP3508 Driver Table

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
T ₁ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)
T ₁ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)
T ₂ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)
T ₂ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)
T ₃ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)
T ₃ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)
T ₄ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)
T ₄ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)
T _s OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)
T₅OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)
T ₆ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)
T ₆ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)
T ₇ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RL
T ₈ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	LL

Table 1. Driver Mode Selection

SP3508 Receiver Table

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
R ₁ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)
R ₁ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)
R ₂ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxC(a)
R ₂ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)
R ₃ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)
R ₃ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)
R ₄ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)
R ₄ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)
R ₅IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)
R ₅IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)
R ₆ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)
R ₆ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DTE(b)
R ₇ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RI
R ₈ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	TM

Table 2. Receiver Mode Selection




Figure 1. V.28 Driver Output Open Circuit Voltage




Figure 2. V.28 Driver Output Loaded Voltage




Figure 3. V.28 Driver Output Slew Rate




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 5. V.28 Driver Output Power-Off Impedance




Figure 6. V.28 Driver Output Rise/Fall Times




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage




Figure 10. V.10 Driver Output Test Terminated Voltage




Figure 11. V.10 Driver Output Short-Circuit Current




Figure 12. V.10 Driver Output Power-Off Current




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 18. V.11 Driver Output Short-Circuit Current




Figure 19. V.11 Driver Output Power-Off Current




Figure 20. V.11 Receiver Input Current




Figure 21. V.11 Driver Output Rise/Fall Time




Figure 22. V.11 Receiver Input IV Graph




Figure 23. V.11 Receiver Input Current w/ Termination




Figure 24. V.11 Receiver Input Graph with Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 26. V.35 Driver Output Source Impedance




Figure 27. V.35 Driver Output Short-Circuit Impedance




Figure 28. V.35 Driver Output Rise/Fall Time




Figure 29. V.35 Receiver Input Source Impedance




Figure 30. V.35 Receiver Input Short-Circuit Impedance




Figure 31. Driver Output Leakage Current Test




Figure 32. Driver/Receiver Timing Test Circuit




Figure 33. Driver Timing Test Load Circuit




Figure 34. Receiver Timing Test Load Circuit




Figure 35. Driver Propagation Delays




Figure 36. Driver Enable and Disable Times




Figure 37. Receiver Propagation Delays




Figure 38. Receiver Enable and Disable Times




Figure 39. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 40. Typical V.10 Driver Output Waveform.




Figure 41. Typical V.11 Driver Output Waveform.




Figure 42. Typical V.28 Driver Output Waveform.




Figure 43. Typical V.35 Driver Output Waveform.




Figure 44. Functional Diagram

The SP3508 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP3508 offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A (V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP3508 has eight drivers, eight receivers, and a patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multiprotocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, fail-safe when inputs are either open or shorted.

THEORY OF OPERATION

The SP3508 device is made up of

- 1) the drivers
- 2) the receivers
- 3) charge pumps
- 4) DTE/DCE switching algorithm
- 5) control logic.

Drivers

The SP3508 has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output single-ended signals with a minimum of $\pm 5V$ (with $3k\Omega \& 2500 pF$ loading), and can operate over 120kbps. Since the SP3508 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed $\pm 10V$. The V.28 driver architecture is similar to Sipex's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit $V_{\rm OL}$ and $V_{\rm OH}$ measurements of $\pm 4.0 \rm V$ to $\pm 6.0 \rm V$. When terminated with a 450Ω load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 driver can transmit over 120Kbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain +2V differential output levels with a load of 100Ω . The strength allows the SP3508 differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449. EIA-530, EIA-530A and V.36 modes as Category I signals which are used for clock and data. Exar's new driver design over its predecessors allow the SP3508 to operate over 20Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP3508 for data and clock (TxD, TxCE, and TxC in DCE mode).

These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the V_{OH} and V_{OL} depending on load conditions. This termination network is basically a "Y" configuration consisting of two 51 Ω resistors connected in series and a 124 Ω resistor connected between the two 50 Ω resistors to GND. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 44. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon power-on if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL or CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500k\Omega$.

Receivers

The SP3508 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application. Like the drivers, the receivers are prearranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. Table 1 shows the mode of each receiver in the different

interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of +15V and can receive signals downs to +3V. The input sensitivity complies with RS-232 and V.28 at $\pm 3V$. The input impedance is $3k\Omega$ to $7k\Omega$ in accordance to RS-232 and V.28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of $10k\Omega$ and a differential threshold of less than ± 200 mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically 120Ω connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed 100Ω , thus complying with the V.11 and RS-422 specifications. This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21.

The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two 51Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and GND. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 120Kbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 44. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs

are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal $5k\Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

CHARGE PUMP

SP3508 uses an internal capacitive charge pump to generate Vdd and Vss. The design is a patented (5,306,954) four-phased voltage shifting charge pump converters that converts the input voltage of 3.3V to nominal output voltages of +/-6V (Vdd & Vss1). SP3508 also includes an inverter block that inverts Vcc to -Vcc (Vss2). There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

4-phased doubler pump

Phase 1

-V $_{\rm SS1}$ charge storage -During this phase of the clock cycle, the positive side of capacitors C1 and C2 are initially charged to V $_{\rm CC}$. C1+ is then switched to ground and the charge in C1- is transferred to C2-. Since C2+ is connected to V $_{\rm CC}$, the voltage potential across capacitor C2 is now 2xV $_{\rm CC}$.




Figure 45. Charge Pump - Phase 1.

Phase 2

- $V_{\rm SS1}$ transfer -Phase two of the clock connects the negative terminal of C2 to the $V_{\rm SS1}$ storage capacitor and the positive terminal of C2 to ground, and transfers the negative generated voltage to $C_{\rm VSS1}$. This generated voltage is regulated to -5.5V. Simultaneously, the positive side of the capacitor C1 is switched to $V_{\rm CC}$ and the negative side is connected to ground.




Figure 46. Charge Pump - Phase 2.

Phase 3

 $-V_{_{
m DD}}$ charge storage -The third phase of the clock is identical to the first phase-the charge transferred in C1 produces $-V_{_{
m CC}}$ in the negative terminal of C1 which is applied to the negative side of the capacitor C2. Since C2+ is at $V_{_{
m CC}}$, the voltage potential across C2 is $2xV_{_{
m CC}}$.




Figure 47. Charge Pump - Phase 3.

Phase 4

 $-V_{\text{DD}} \text{ transfer -The fourth phase of the clock connects the negative terminal of C2 to ground, and transfers the generated 5.5V across C2 to C_{\text{VDD}}, the V_{\text{DD}} \text{ storage capacitor. This voltage is regulated to +5.5V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C1 is switched to V_{CC} and the negative side is connected to ground, and the cycle begins again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present. Since both V+ and V- are separately generated from V_{CC}; in a no-load condition V+ and V- will be symmetrical. Older charge pump approaches that generate V- from V+ will show a decrease in the magnitude of V- compared to V+ due to the inherent inefficiencies in the design. The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as 1μF with a 16V breakdown voltage rating.$




Figure 48. Charge Pump - Phase 4.

2-phased inverter pump

Phase 1

Please refer to figure below: In the first phase of the clock cycle, switches S2 and S4 are opened and S1 and S3 closed. This connects the flying capacitor, C3, from Vin to ground. C3 charge up to the input voltage applied at Vcc.

Phase 2

In the second phase of the clock cycle, switches S2 and S4 are closed and S1 and S3 are opened. This connects the flying capacitor, C3, in parallel with the output capacitor, C_{VSS2} . The Charge stored in C3 is now transferred to C_{VSS2} . Simultaneously, the negative side of C_{VSS2} is connected to V_{SS2} and the positive side is connected to ground. With the voltage across C_{VSS2} smaller than the voltage across C3, the charge flows from C3 to C_{VSS2} until the voltage at the V_{SS2} equals - V_{CC} .




Figure 49. Circuit for an Ideal Voltage Inverter.

Interface to System Logic	stem Logic In		Interface to Port- Connector	to Port- ector	?	122	RS-232 or V	RS-232 or V.24	RS-232 or V.24	RS-232 or V.24 RS-232 or V.24 EA-530	RS-232 or V.24 EIA-530	2		nended signals and Port Pin Assignments 232 or V.24 EIA-530 RS-449	RS-449	RS-449
Pin Pin Number	Pin Mnemonic	Circuit	Pin Mnemonic	Pin	Signal Type		nemo nic	Mnemo DB-25	DB-25 Pin(F)	DB-25 Signal Pin(F) Type	DB-25 Signal Mnemo	DB-25 Signal Mnemo	DB-25 Signal Mnemo DB-25 Signal Pin(F) Type nic Pin(F) Type	DB-25 Signal Mnemo DB-25 Signal Mnemo Pin(F) Type nic Pin(F) Type nic	DB-25 Signal Mnemo DB-25 Signal Mnemo DB-37 Pin(F) Type nic Pin(F) Type nic Pin(F)	DB-25 Signal Mnemo DB-25 Signal Mnemo Pin(F) Type nic Pin(F) Type nic
	TxD	Driver_1	SD(A)		V.28	_	-		ω .	3 V.11 B	3 V.11 BB(A)	3 V.11 BB(A) 3	3 V.11 BB(A) 3 V.11 R	3 V.11 BB(A) 3 V.11 RD(A)	3 V.11 BB(A) 3 V.11 RD(A) 6	3 V.11 BB(A) 3 V.11 RD(A) 6 V.35
	SDEN	-	SD(B)	99						V.11	V.11 BB(B)	V.11 BB(B) 16	V.11 BB(B) 16 V.11	V.11 BB(B) 16 V.11 RD(B)	V.11 BB(B) 16 V.11 RD(B) 24	V.11 BB(B) 16 V.11 RD(B) 24 V.35
	TxCE	Driver_2	TT(A)	93	V.28	DD	1) 17	17	17 V.11	17 V.11 DD(A)	17 V.11 DD(A) 17	17 V.11 DD(A) 17 V.11	17 V.11 DD(A) 17 V.11 RT(A)	17 V.11 DD(A) 17 V.11 RT(A) 8	17 V.11 DD(A) 17 V.11 RT(A) 8 V.35
ω	TTEN		TT(B)	95					V.11			DD(B) 9	DD(B) 9 V.11	DD(B) 9 V.11 RT(B)	DD(B) 9 V.11 RT(B)	DD(B) 9 V.11 RT(B) 26 V.35
33	ST	Driver_3	ST(A)	89	V.28	DB	۳	3 15		15	15 V.11	15 V.11 DB(A) 15	15 V.11 DB(A) 15 V.11	15 V.11 DB(A) 15 V.11 ST(A)	15 V.11 DB(A) 15 V.11 ST(A) 5	15 V.11 DB(A) 15 V.11 ST(A) 5 V.35
	STEN		ST(B)	91		1	Ί.	+		V.11	V.11 DB(B)	V.11 DB(B) 12	V.11 DB(B) 12 V.11	V.11 DB(B) 12 V.11 ST(B)	V.11 DB(B) 12 V.11 ST(B) 23	V.11 DB(B) 12 V.11 ST(B) 23 V.35
γ	RSEN	Dilver_4	RS(R)	83 0	V.20	6	ľ	u	+	u	V 11	V11 CB(A)	V.11 CB(A) 3	V11 CB(R) 3 V.11	V11 CB(B) 3 V.11 CS(B)	V11 CB(A) 3 V.11 CS(A) 9
	DTR	Driver_5	TR(A)	85	V.28	22	٠,	6	6	6 V.11	6 V.11 CC(A)	6 V.11 CC(A) 6	6 V.11 CC(A) 6 V.11	6 V.11 CC(A) 6 V.11 DM(A)	6 V.11 CC(A) 6 V.11 DM(A)	6 V.11 CC(A) 6 V.11 DM(A) 11
6	TREN		TR(B)	87					V.11			CC(B)	CC(B) 22 V.11	CC(B) 22 V.11	CC(B) 22 V.11 DM(B) 29	CC(B) 22 V.11 DM(B) 29
36 DC	DCD_DCE	Driver_6	RRC(A)	79	V.28	CF		8		8 V.11	8 V.11 CF(A)	8 V.11 CF(A) 8	8 V.11 CF(A) 8 V.11	8 V.11 CF(A) 8 V.11 RR(A)	8 V.11 CF(A) 8 V.11 RR(A)	8 V.11 CF(A) 8 V.11 RR(A) 13
	RRCEN	1	RRC(B)	77		1		+	+	3	V.11	V.11 CF(B)	V.11 CF(B) 10	V.11 CF(B) 10 V.11	V.11 CF(B) 10 V.11 RR(B) 31	V.11 CF(B) 10 V.11 RR(B) 31
8		Driver_7	RL(A)	67	V.28	H H		22	+	+	+			+	+	22
	딘	Driver_8	11//		i											
9	LLEN#		LL(A)	65	V.28	TM		25	4	V.10	V.10 TM	V.10 TM 25	V.10 TM 25	V.10 TM 25 V.10 TM	V.10 TM 25 V.10 TM 18	V.10 TM 25 V.10 TM 18 V.28
10	RDEN#	veceivei_ i	PD(A)	65	V.28	PA TM		25		V.10	V.10 TM	V.10 TM 25	V.10 TM 25 V.10	V.10 TM 25 V.10 TM	V.10 TM 25 V.10 TM 18	V.10 TM 25 V.10 TM 18 V.28
	RxC		RD(A)	50	V.28 V.28	BA TM		25		V.11	V.10 TM V.11 BA(A) V.11 BA(B)	V.10 TM 25 V.11 BA(A) 2 V.11 BA(B) 12	V.10 TM 25 V.10 V.11 BA(A) 2 V.11 V.11 BA(B) 12 V.11	V.10 TM 25 V.10 TM V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B)	V.10 TM 25 V.10 TM 18 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22	V.10 TM 25 V.10 TM 18 V.28 V.11 BA(A) 2 V.11 SD(A) 4 V.35 V.11 BA(B) 12 V.11 SD(B) 22 V.35
 	RTEN#	Receiver_2	RD(A) RD(B) RT(A)	50 50 52	V.28 V.28 V.28	D _A BA			25 2 2 2 2 2 4	25 V.10 2 V.11 2 V.11 24 V.11	25 V.10 TM 2 V.11 BA(A) 2 V.11 BA(B) V.11 DA(A)	25 V.10 TM 25 2 V.11 BA(A) 2 V.11 BA(B) 12 24 V.11 DA(A) 24	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 V.11 BA(B) 12 V.11 24 V.11 DA(A) 24 V.11	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) V.11 DA(A) 24 V.11 TT(A)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(A) 17	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 V.11 BA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(A) 24 V.11 TT(A) 17 V.35
1 4	IXC	Receiver_2	RD(A) RD(B) RT(A) RT(B)	50 52 51	V.28 V.28 V.28	D/ B/ T/			25 2 2 2 2 4	25 V.10 2 V.11 2 V.11 24 V.11 24 V.11	25 V.10 TM 2 V.11 BA(A) 2 V.11 BA(B) 24 V.11 DA(A) V.11 DA(B)	25 V.10 TM 25 2 V.11 BA(A) 2 V.11 BA(B) 12 24 V.11 DA(A) 24 V.11 DA(B) 11	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(A) 24 V.11 V.11 DA(B) 11 V.11	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 V.11 BA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(A) 24 V.11 TT(A) 17 V.35 V.11 DA(B) 11 V.11 TT(B) 35 V.35
	CTS	Receiver_2 Receiver_3	RD(A) RD(B) RT(B) RT(B) TxC(B)	50 50 52 51 55 53	V.28 V.28 V.28	D _F B _A			25 24 24	25 V.10 2 V.11 2 V.11 24 V.11 24 V.11	25 V.10 TM 2 V.11 BA(A) V.11 BA(B) 24 V.11 DA(A) V.11 DA(B)	25 V.10 TM 25 2 V.11 BA(A) 2 V.11 BA(B) 12 24 V.11 DA(A) 24 V.11 DA(B) 11	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(B) 12 V.11 V.11 DA(B) 11 V.11	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(B) 12 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 2 V.11 BA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(B) 11 V.11 TT(B) 35 V.35 V.11 DA(B) 11 V.11 TT(B) 35 V.35
13 (CSEN#	Receiver_3 Receiver_4	RD(A) RD(B) RT(A) RT(B) RT(B) TxC(A) TxC(B) CS(A)	50 50 49 52 51 51 53 53	V.28 V.28 V.28	TM BA TM			25 24 24 4	25 V.10 2 V.11 2 V.11 24 V.11 4 V.11	25 V.10 TM 2 V.11 BA(A) V.11 BA(B) 24 V.11 DA(A) V.11 DA(B) 4 V.11 CA(A)	25 V.10 TM 25 2 V.11 BA(A) 2 V.11 BA(B) 12 24 V.11 DA(A) 24 V.11 DA(B) 11 4 V.11 CA(A) 4	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(B) 12 V.11 V.11 DA(B) 11 V.11 4 V.11 CA(A) 4 V.11	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B) 4 V.11 CA(A) 4 V.11 RS(A)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35 4 V.11 CA(A) 4 V.11 RS(A) 7	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 2 V.11 BA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(B) 11 V.11 TT(B) 35 V.35 V.11 DA(B) 11 V.11 TT(B) 35 V.35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.28
1 43		Receiver_3 Receiver_4	RD(A) RD(B) RT(A) RT(B) RT(B) TxC(A) TxC(B) CS(A)	50 50 49 52 51 51 55 55 57	V.28 V.28 V.28		1 1 1 1 1 1 1 1 1 1		25 25 24 4 4	25 V.10 2 V.11 24 V.11 24 V.11 4 V.11 4 V.11	25 V.10 TM 2 V.11 BA(A) V.11 BA(B) 24 V.11 DA(A) V.11 DA(B) 4 V.11 CA(A) V.11 CA(A)	25 V.10 TM 25 2 V.11 BA(A) 2 V.11 BA(B) 12 24 V.11 DA(A) 24 V.11 DA(B) 11 4 V.11 CA(A) 4 V.11 CA(B) 19	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(B) 12 V.11 24 V.11 DA(B) 11 V.11 4 V.11 CA(A) 4 V.11 4 V.11 CA(B) 19 V.11	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B) 4 V.11 CA(A) 4 V.11 RS(A) V.11 CA(B) 19 V.11 RS(B)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.11 CA(B) 19 V.11 RS(B) 25	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 2 V.11 BA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(A) 24 V.11 TT(A) 17 V.35 V.11 DA(B) 11 V.11 TT(B) 35 V.35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.28 4 V.11 CA(B) 19 V.11 RS(B) 25
	DSR DMEN#	Receiver_3 Receiver_4 Receiver_5	RD(A) RD(B) RD(B) RT(B) RT(B) TxC(A) TxC(B) CS(B) DM(A) DM(B)	50 50 49 52 51 51 53 57 56 58	V.28 V.28 V.28 V.28				25 25 25 24 24 24 20 20	25 V.10 2 V.11 2 V.11 24 V.11 24 V.11 4 V.11 4 V.11 20 V.11	25 V.10 TM 2 V.11 BA(A) 2 V.11 BA(B) 24 V.11 DA(B) V.11 CA(A) 4 V.11 CA(B) V.11 CA(B) V.11 CD(A) V.11 CD(B)	25 V.10 TM 25 2 V.11 BA(A) 2 2 V.11 BA(B) 12 24 V.11 DA(A) 24 V.11 DA(B) 11 4 V.11 CA(A) 4 V.11 CA(A) 19 20 V.11 CD(A) 20 V.11 CD(B) 23	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(B) 11 V.11 4 V.11 CA(A) 4 V.11 4 V.11 CA(A) 19 V.11 20 V.11 CD(B) 23 V.11	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B) 4 V.11 CA(A) 4 V.11 RS(A) V.11 CA(B) 19 V.11 RS(B) V.11 CD(A) 20 V.11 TR(B) V.11 CD(B) 23 V.11 TR(B)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.11 CA(B) 19 V.11 RS(B) 25 V.11 CD(B) 23 V.11 TR(B) 30	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 2 V.11 DA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(B) 11 V.11 TI(B) 35 V.35 V.11 DA(B) 11 V.11 TI(B) 35 V.35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.28 20 V.11 CA(B) 19 V.11 RS(A) 25 V.11 CA(B) 23 V.11 TR(B) 30
	DSR DMEN#)CD_DTE	Receiver_3 Receiver_4 Receiver_5 Receiver_6	RD(A) RD(B) RT(B) RT(B) RT(C(A) TxC(B) TxC(B) CS(B) CS(B) DM(A) DM(B) RRT(A)	50 50 49 52 51 51 53 53 53 55 56 58	V.28 V.28 V.28 V.28				25 25 24 24 24 4 4	25 V.10 2 V.11 24 V.11 24 V.11 4 V.11 4 V.11 20 V.11 20 V.11	25 V.10 TM 2 V.11 BA(A) 2 V.11 BA(B) 24 V.11 DA(B) V.11 DA(B) 4 V.11 CA(A) V.11 CA(B) V.11 CD(B)	25 V.10 TM 25 2 V.11 BA(A) 2 2 V.11 DA(A) 12 24 V.11 DA(B) 11 4 V.11 CA(B) 11 4 V.11 CA(B) 19 20 V.11 CD(B) 23 V.11 CD(B) 23	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(B) 11 V.11 24 V.11 CA(A) 4 V.11 4 V.11 CA(B) 19 V.11 20 V.11 CD(B) 23 V.11	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B) 4 V.11 CA(A) 4 V.11 RS(A) V.11 CA(B) 19 V.11 RS(A) V.11 CD(B) 23 V.11 TR(B)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.11 CA(B) 19 V.11 RS(B) 25 20 V.11 CD(B) 23 V.11 TR(B) 30	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 24 V.11 DA(A) 22 V.11 TI(A) 17 V.35 24 V.11 DA(B) 11 V.11 TI(B) 35 V.35 V.11 DA(B) 11 V.11 TI(B) 35 V.35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.28 20 V.11 CD(B) 23 V.11 TR(B) 30
45	DSR DMEN# DCD_DTE RRTEN#	Receiver_2 Receiver_3 Receiver_4 Receiver_5 Receiver_6	RD(A) RD(B) RT(B) RT(B) RT(C(A) TxC(B) TxC(B) CS(B) CS(B) DM(A) DM(B) RRT(A) RRT(B)	50 49 52 51 51 53 53 53 53 53 53 53 53 53 53	V.28 V.28 V.28 V.28				25 25 24 24 24 4 4	25 V.10 2 V.11 24 V.11 24 V.11 4 V.11 4 V.11 20 V.11 20 V.11	25 V.10 TM 2 V.11 BA(A) 2 V.11 BA(B) 24 V.11 DA(B) V.11 DA(B) 4 V.11 CA(A) V.11 CD(B) V.11 CD(B)	25 V.10 TM 25 2 V.11 BA(A) 2 2 V.11 DA(A) 24 V.11 DA(B) 11 4 V.11 CA(B) 11 4 V.11 CA(B) 19 20 V.11 CD(B) 23 V.11 CD(B) 23	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(B) 11 V.11 24 V.11 CA(A) 4 V.11 25 V.11 CA(B) 19 V.11 26 V.11 CD(B) 23 V.11 27 V.11 CD(B) 23 V.11	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B) 4 V.11 CA(A) 4 V.11 RS(A) V.11 CA(B) 19 V.11 RS(B) 20 V.11 CD(B) 23 V.11 TR(A) V.11 CD(B) 23 V.11 TR(B)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(B) 35 V.11 DA(B) 11 V.11 TT(B) 35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.11 CA(B) 19 V.11 RS(B) 25 20 V.11 CD(B) 23 V.11 TR(B) 30	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 2 V.11 BA(B) 12 V.11 TI(A) 17 V.35 24 V.11 DA(A) 24 V.11 TI(B) 35 V.35 V.11 DA(B) 11 V.11 TI(B) 35 V.35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.28 20 V.11 CD(B) 23 V.11 TR(B) 30 V.11 CD(B) 23 V.11 TR(B) 30
	DSR DMEN#)CD_DTE RRTEN#	Receiver_3 Receiver_4 Receiver_5 Receiver_6 Receiver_7	RD(A) RD(B) RT(A) RT(B) RT(B) TxC(B) TxC(B) CS(A) CS(B) CS(B) DM(B) DM(B) RRT(A) RRT(B) IC	50 49 52 51 51 51 51 51 52 55 55 55 57 57 56 58 60 61	V.28 V.28 V.28 V.28		RL		25 2 24 24 4 4 20 20	25 V.10 2 V.11 24 V.11 24 V.11 24 V.11 20 V.11 20 V.11 21 V.10	25 V.10 TM 2 V.11 BA(A) V.11 BA(B) 24 V.11 DA(A) V.11 DA(B) 4 V.11 CA(A) V.11 CD(B) V.11 CD(B) V.11 CD(B)	25 V.10 TM 25 2 V.11 BA(A) 2 V.11 BA(B) 12 24 V.11 DA(A) 24 V.11 DA(B) 11 4 V.11 CA(A) 4 V.11 CA(B) 19 20 V.11 CD(B) 23 V.11 CD(B) 23 V.11 CD(B) 23	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(A) 24 V.11 24 V.11 DA(B) 11 V.11 25 V.11 CA(B) 11 V.11 26 V.11 CA(B) 19 V.11 27 V.10 RL 21 V.10	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) 2 V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B) 4 V.11 CA(A) 4 V.11 RS(A) 4 V.11 CD(A) 20 V.11 RS(B) 20 V.11 CD(B) 23 V.11 TR(A) V.11 CD(B) 23 V.11 TR(B)	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 V.11 DA(A) 24 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.11 CD(A) 20 V.11 RS(B) 25 20 V.11 CD(B) 23 V.11 TR(B) 30 V.11 CD(B) 23 V.11 TR(B) 30 V.11 CD(B) 23 V.11 TR(B) 30	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 2 V.11 BA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(A) 24 V.11 TT(A) 17 V.35 V.11 DA(B) 11 V.11 TT(B) 35 V.35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.28 20 V.11 CD(A) 20 V.11 RS(B) 25 V.11 CD(B) 23 V.11 TR(B) 30
	DSR DMEN# CD_DTE RRTEN# RRTEN#	Receiver_2 Receiver_4 Receiver_5 Receiver_6 Receiver_7	RD(A) RD(B) RT(A) RT(B) RT(B) TxC(B) TxC(B) CS(B) CS(B) DM(B) DM(B) RT(A) RRT(B) RT(B) RT(B) RT(B) RRT(B) RRT(B)	50 50 49 49 51 51 51 55 55 57 56 62 62 63	V.28 V.28 V.28 V.28 V.28		TM BA BA CA		25 25 25 24 24 24 21 20 20 20	25 V.10 2 V.11 2 V.11 24 V.11 24 V.11 26 V.11 27 V.11 28 V.11 29 V.11 20 V.11 20 V.11 20 V.11 21 V.10	25 V.10 TM 2 V.11 BA(A) V.11 BA(B) 24 V.11 DA(A) V.11 CA(A) V.11 CA(B) V.11 CD(A) V.11 CD(B) V.10 RL	25 V.10 TM 25 2 V.11 BA(A) 2 V.11 BA(B) 12 24 V.11 DA(A) 24 V.11 DA(B) 11 4 V.11 CA(A) 4 V.11 CD(B) 19 20 V.11 CD(B) 23 V.11 CD(B) 23	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(A) 24 V.11 24 V.11 DA(B) 11 V.11 26 V.11 CA(A) 4 V.11 27 V.11 CD(B) 19 V.11 28 V.11 CD(B) 23 V.11 21 V.10 RL 21 V.10	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B) 4 V.11 CA(A) 4 V.11 RS(A) V.11 CD(B) 19 V.11 RS(B) 20 V.11 CD(A) 20 V.11 TR(A) V.11 CD(B) 23 V.11 TR(B) 21 V.10 RL 21 V.10 RL	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.11 CD(A) 20 V.11 RS(B) 25 20 V.11 CD(B) 23 V.11 TR(B) 30 21 V.10 RL 21 V.10 RL 14	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 2 V.11 BA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(A) 24 V.11 TT(A) 17 V.35 V.11 DA(B) 11 V.11 TT(B) 35 V.35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.28 20 V.11 CD(B) 19 V.11 RS(B) 25 V.11 CD(B) 23 V.11 TR(B) 30 V.11 CD(B) 23 V.11 TR(B) 30
17 TMEN	DSR DMEN# CD_DTE RRTEN# RRTEN# ICEN# ITM	Receiver_2 Receiver_4 Receiver_5 Receiver_6 Receiver_7 Receiver_7	RD(A) RD(B) RT(A) RT(B) RT(B) TxC(B) TxC(B) CS(B) CS(B) CS(B) DM(A) DM(B) RRT(B) RRT(B) RRT(B)	50 50 49 52 51 51 53 53 57 56 62 62 63	V.28 V.28 V.28 V.28 V.28		THE CO CA DA BA TM		25 2 2 24 4 4 4 18	25 V.10 2 V.11 24 V.11 24 V.11 4 V.11 20 V.11 20 V.11 21 V.10 18 V.10	25 V.10 TM 2 V.11 BA(A) 2 V.11 BA(B) 24 V.11 DA(A) 4 V.11 CA(A) V.11 CA(B) 20 V.11 CD(A) V.11 CD(B) 18 V.10 RL	25 V.10 TM 25 2 V.11 BA(A) 2 V.11 BA(B) 12 24 V.11 DA(A) 24 V.11 DA(B) 11 4 V.11 CA(A) 4 V.11 CA(B) 19 20 V.11 CD(B) 23 V.11 CD(B) 23 18 V.10 LL 18	25 V.10 TM 25 V.10 2 V.11 BA(A) 2 V.11 2 V.11 BA(B) 12 V.11 24 V.11 DA(B) 11 V.11 24 V.11 DA(B) 11 V.11 25 V.11 CA(A) 4 V.11 26 V.11 CD(B) 19 V.11 27 V.11 CD(B) 23 V.11 28 V.10 RL 21 V.10	25 V.10 TM 25 V.10 TM 2 V.11 BA(A) 2 V.11 SD(A) V.11 BA(B) 12 V.11 SD(B) 24 V.11 DA(A) 24 V.11 TT(A) V.11 DA(B) 11 V.11 TT(B) 4 V.11 CA(A) 4 V.11 RS(A) V.11 CD(B) 19 V.11 RS(B) 20 V.11 CD(B) 23 V.11 TR(A) 21 V.10 RL 21 V.10 RL 18 V.10 LL 18 V.10 LL	25 V.10 TM 25 V.10 TM 18 2 V.11 BA(A) 2 V.11 SD(A) 4 V.11 BA(B) 12 V.11 SD(B) 22 24 V.11 DA(A) 24 V.11 TT(A) 17 V.11 DA(B) 11 V.11 TT(B) 35 4 V.11 CA(A) 4 V.11 RS(A) 7 V.11 CA(B) 19 V.11 RS(B) 25 20 V.11 CD(A) 20 V.11 TR(A) 12 21 V.10 RL 21 V.10 RL 14 18 V.10 LL 18 V.10 LL 10	25 V.10 TM 25 V.10 TM 18 V.28 2 V.11 BA(A) 2 V.11 SD(A) 4 V.35 24 V.11 DA(B) 12 V.11 SD(B) 22 V.35 24 V.11 DA(B) 11 V.11 TT(B) 35 V.35 4 V.11 CA(A) 4 V.11 TT(B) 35 V.35 20 V.11 CA(B) 19 V.11 RS(B) 25 20 V.11 CD(B) 23 V.11 TR(A) 12 V.28 21 V.10 RL 21 V.10 RL 14 V.28 18 V.10 LL 18 V.10 LL 10 V.28

_ DTE CONFIGURATION

;	43	43	43	13	13	2 2	12	41	11	40	10	99	6	38	8	37	7	36	6	35	5	34	4	33	3	32	2	31	Number	Pin	Interface to
1	DSR	DSR	DSR DSR	CSEN#	CIS	LXCEN#	TxCFN#	ΟχΤ	RTEN#	RxC	RDEN#	RxD	#N3TL	LL	RLEN	몬	RRCEN	DCD_DCE	TREN	DTR	RSEN	STS	Nals	LS	Nall	TxCE	SDEN	TxD	Pin Mnemonic	ı.	Interface to System Logic
	Receiver_5	Receiver_5	Receiver 5		Receiver_4	Dogoinou A	ı	Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_5		Driver_4		Driver_3		Driver_2		Driver_1	Circuit		
	DM(A)	DM(A)	DM(A)	CS(B)	CS(A)	LXC(D)	TxC(B)	TxC(A)	RT(B)	RT(A)	RD(B)	RD(A)		LL(A)		RL(A)	RRC(B)	RRC(A)	TR(B)	TR(A)	RS(B)	RS(A)	ST(B)	ST(A)	TT(B)	TT(A)	SD(B)	SD(A)	Pin Mnemonic		Interface to Port-
}	59	59	50	56	57	57	53	55	51	52	49	50		65		67	77	79	87	85	83	81	91	89	95	93	99	97	Number	Pin	ctor
	V.28	V.28	V 28		V.28	96.7		V.28		V.28		V.28		V.28		V.28				V.28		V.28				V.28		V.28	Type	Signal	
)	2	CC	2		B	9		DB		DD		BB		L		₽				CD		CA				DA		ВА		Mnemo	RS-232 or V.24
,	6	6	7		5	7		15		17		3		18		21				20		4				24		2		DR-25	/.24
	V.11	V.11	V 11	V.11	V.11	V 11	V.11	V.11	V.11	V.11	V.11	V.11		V.10		V.10			V.11	V.11	V.11	V.11			V.11	V.11	V.11		Type		
	CC(A)	CC(A)	(C(A)	CB(B)	CB(A)	CB(A)	DR(R)	DB(A)	DD(B)	DD(A)	BB(B)	BB(A)		LL		₽			CD(B)	CD(A)	CA(B)	CA(A)			DA(B)	DA(A)	BA(B)	В			EIA-530
	+		+	13			+		9		16	3		18		21			23	20	19	4			П		12		Pin(M)	_	0
	V.11	V.11	V.11	V.11	V.11	V.11	V.11	V.11	٧.11	V.11	V.11	V.11		V.10		V.10			V.11	V.11	V.11	V.11			V.11	V.11	V.11			Signal	
	DM(A)	DM(A	DM(a)	CS(B)	CS(A)	01(0)	ST(B)	ST(A)	RT(B)	RT(A)	RD(B)	RD(A)		LL		굗			TR(B)	TR(A)	RS(B)	RS(A)			TT(В)	П(A)	SD(B)	S	nic		RS-449
_	$\dagger \dagger$		t		+	\dagger		5		8		6		10		14			30		25						22			o DR-37	•
	V.28	V.28	V 78		V.28	V.00	V.35	V.35	V.35	V.35	V.35	V.35		V.28		V.28				V.28		V.28			V.35	V.35	V.35			Signal	
,	107	107	107		106	106	114	114	115	115	104	104		141		140				108		105			113	113	103			_	V.35
,	ш	Е	n		D	7 }	AA	~	×	<	_	R		L		z				ェ		0			W	U	S	P	_	n M34	
	:		· · ·	V.11	V.11	V 11	V.11	V.11	V.11	V.11	V.11	V.11									V.11	V.11			V.11	V.11	V.11	-	Type	Signal	
	-		I(D)	I(B)	I(A)	J(A)	S(B)	S(A)	B(B)	B(A)	R(B)	R(A)									C(B)	C(A)			X(B)	X(A)	T(B)				X.21
,	1			12	15	~ -	13	6	14**	7**	11	4									10	3			14**	7**	9	2	Pin(M)		

TERM_OFF FUNCTION

The SP3508 contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications typically found in networking test equipment.

The TERM_OFF pin internally contains a pull-down device with an impedance of over $500k\Omega$, which will default in a "ON" condition during power-up if V.35 receivers enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

LOOPBACK FUNCTION

The SP3508 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 50. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

DECODER AND D LATCH FUNCTION

The SP3508 contains a D_LATCH pin that latches the data into the D0, D1 and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP3508 accordingly. If tied to a logic HIGH ("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW.

There are internal pull-up devices on D0, D1 and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered-up with the D_LATCH at a logic HIGH, the decoder state of the SP3508 will be undefined.

CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Exar's previous multi-protocol serial transceiver IC's the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP3508 is also tested in-house at Exar and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP3508, as with its predecessors, adhere to CRT1/CTR2 compliancy testing, any complex or usual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.




Figure 50. Loopback Path





Figure 51. SP3508 Typical Operating Configuration to Serial Port Connector with DCE/DTE program-mability



Part Number	Temperature Range	Package Types
SP3508CF-L		100-pin JEDĚC ĽQFP
SP3508EF-L	40°C to +85°C	100-pin JEDEC LQFP

REVISION HISTORY

Date	Revision	Description
1/12/04	А	Implemented Tracking revision
2/27/04	В	Included Diamond column in spec table inidcating which specs apply over full operating temperature range. Correct typo to Fig. 51 pin 61 and 62.
3/31/04	С	Corrected max dimension for symbol c on LQFP package outline
6/03/04	D	Added table to page 27 and 28
10/12/04	E	Certified conformance to NET1/NET2 and TBR-1/TBR-2 TUV by TUV Rheinland (Test report # TBR2/30451940.001/04)
10/29/04	F	Corrected V.28 Driver Open circuit values, pages 27 and 28 both for DCE and DTE that BA(B) should connect to pin 14.
7/17/08	1.0.0	Change Revision format from letter code to number code. Change Logo, footnote and notice statement from Sipex to Exar. Add T _J limits to Absolute Maximum Ratings. Change propagation delay limit specification for V.11 and V.35 Driver/Receiver from 60ns Maximum to 85ns Maximum. Update ordering information to show only RoHS packaging (-L) is available.

Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writting, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2008 EXAR Corporation

Datasheet July 2008

Send your Interface technical inquiry with technical details to: uarttechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.