

# Rugged 20Mbps, 8 Channel Multi-Protocol Transceiver with Programmable DCE/DTE and Termination Resistors

#### **FEATURES**

- 20Mbps Differential Transmission Rates
- 15kV ESD Tolerance for Analog I/Os
- Internal Transceiver Termination Resistors for V.11/V.35
- Interface Modes:
  - EIA-530 (V.10 & V.11) - RS-232 (V.28) - EIA-530A (V.10 & V.11) - X.21 (V.11) - RS-449/V.36 - V.35(V.10 & V.11)
- Software Selectable Protocols with 3-Bit Word
- Eight Drivers and Eight Receivers
- V.35/V.11 Receiver Termination Network **Disable Option**
- Internal Line or Digital Loopback Testing
- Adheres to NET1/NET2 and TBR-2 Requirements
   Secure Communication Terminals

# Now Available in Lead Free Packaging

Refer to page 7 for pinout

- Easy Flow-Through Pinout
- +5V Only Operation
- Individual Driver/Receiver Enable/Disable Controls
- Operates in DTE or DCE Mode

#### **APPLICATIONS**

- Router
- Frame Relay
- CSU
- DSU
- PBX

### DESCRIPTION

The SP508 is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP508 is fabricated using a low power BiCMOS process technology, and incorporates an Exar regulated charge pump allowing +5V only operation. Exar's patented charge pump provides a regulated output of ±5.8V, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP508 requires no additional external components for compliant operation for all of the eight (8) modes of operation other than four capacitors used for the internal charge pump. All necessary termination is integrated within the SP508 and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP508 provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP508 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP508 also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 receiver termination can be switched off using a control pin (TERM OFF) for monitoring applications. All eight (8) drivers and receivers in the SP508 include separate enable pins for added convenience. The SP508 is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

Applicable U.S. Patents-5,306,954; and others patents pending

#### ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

+7V
iput Voltages:
Logic0.3V to (V <sub>cc</sub> +0.5V)
Drivers0.3V to (V <sub>cc</sub> +0.5V)
Receivers±15.5V
utput Voltages:
Logic0.3V to (V <sub>cc</sub> +0.5V)
Drivers±12V
Receivers0.3V to (V <sub>cc</sub> +0.5V)
torage Temperature65°C to +150°C
ower Dissipation1520mW
derate 19.0mW/°C above +70°C)
ackage Derating:
ø <sub>JA</sub> 52.7 °C/W
ø <sub>JC</sub> 6.5 °C/W

#### STORAGE CONSIDERATIONS

Due to the relatively large package size, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125°C in order to remove moisture prior to soldering. Exar ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below 30%RH.

#### ELECTRICAL SPECIFICATIONS

 $T_A = 0$ °C to +70°C and  $V_{CC} = +4.75$ V to +5.25V unless otherwise noted. The  $\bullet$  denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

PARAMETER	MIN.	TYP.	MAX.	UNITS		CONDITIONS
LOGIC INPUTS			0.0	Volts		
V <sub>IL</sub> V <sub>IH</sub>	2.0		0.8	Volts	*	
LOGIC OUTPUTS						
V <sub>OL</sub> V <sub>OH</sub>		2.4	0.4	Volts Volts	<b>*</b>	$\begin{vmatrix} I_{OUT} = -3.2 \text{mA} \\ I_{OUT} = 1.0 \text{mA} \end{vmatrix}$
V.28 DRIVER DC Parameters Outputs Open Circuit Voltage Loaded Voltage Short-Circuit Current Power-Off Impedance AC Parameters Outputs Transition Time Instantaneous Slew Rate Propagation Delay  t <sub>PHL</sub> t <sub>PLH</sub> Max.Transmission Rate	±5.0 300 0.5 0.5 120	1 1 230	±15 ±15 ±100	Volts Volts mA Ω μs V/μs μs μs kbps	*	per Figure 1 per Figure 2 per Figure 4, V <sub>OUT</sub> =0V per Figure 5 V <sub>cc</sub> = +5V for AC parameters per Figure 6; +3V to -3V per Figure 3
V.28 RECEIVER  DC Parameters Inputs Input Impedance Open-Circuit Bias HIGH Threshold LOW Threshold AC Parameters Propagation Delay  t <sub>PHL</sub> t <sub>PLH</sub>	3 0.8 50 50	1.7 1.2 100 100	7 +2.0 3.0 500 500	kΩ Volts Volts Volts	* * *	per Figure 7 per Figure 8  V <sub>cc</sub> = +5V for AC parameters

 $T_A = 0^{\circ}\text{C}$  to +70°C and  $V_{CC} = +4.75\text{V}$  to +5.25V unless otherwise noted. The  $\bullet$  denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

PARAMETER	MIN.	TYP.	MAX.	UNITS		CONDITIONS
V.28 RECEIVER (cont) AC Parameters (cont.) Max.Transmission Rate	120	235		kbps		
V.10 DRIVER  DC Parameters  Outputs  Open Circuit Voltage  Test-Terminated Voltage  Short-Circuit Current  Power-Off Current  AC Parameters  Outputs  Transition Time  Propagation Delay  to Phill  to Phil  to Ph	±4.0 0.9V <sub>oc</sub> 30 30 120	100 100	±6.0 ±150 ±100 200 500 500	Volts Volts mA µA ns ns kbps	*	per Figure 9 per Figure 10 per Figure 11 per Figure 12 V <sub>cc</sub> = +5V for AC parameters per Figure 13; 10% to 90%
V.10 RECEIVER  DC Parameters Inputs Input Current Input Impedance Sensitivity  AC Parameters Propagation Delay  to put Impedance Sensitivity  AC Parameters	-3.25 4		+3.25 ±0.3 60 60	mA kΩ Volts ns ns kbps	* *	per Figures 14 and 15  V <sub>cc</sub> = +5V for AC parameters
V.11 DRIVER  DC Parameters Outputs Open Circuit Voltage Test Terminated Voltage  Balance Offset Short-Circuit Current Power-Off Current AC Parameters Outputs Transition Time Propagation Delay  t <sub>PHL</sub> t <sub>PLH</sub> Differential Skew ( t <sub>phl</sub> - t <sub>phl</sub>  ) Max.Transmission Rate Channel to Channel Skew	±2.0 0.5V <sub>oc</sub>	30 30 5	±6.0 0.67V <sub>oc</sub> ±0.4 +3.0 ±150 ±100 10 85 85 10	Volts Volts Volts Volts Volts Volts mA	* * * * * * * * * * * * * * * * * * *	per Figure 16 per Figure 17  per Figure 17 per Figure 17 per Figure 18 per Figure 19  V <sub>cc</sub> = +5V for AC parameters  per Fig. 21 and 36; 10% to 90%  Using C <sub>L</sub> = 50pF; per Figures 33 and 36 per Figures 33 and 36 per Figures 33 and 36
V.11 RECEIVER  DC Parameters Inputs Common Mode Range Sensitivity	-7		+7 ±0.2	Volts Volts	*	

 $T_A = 0^{\circ}\text{C}$  to +70°C and  $V_{CC} = +4.75\text{V}$  to +5.25V unless otherwise noted. The  $\bullet$  denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.


of -40°C to =+85°C, unless otherwise spe	MIN.	TYP.	MAX.	UNITS		CONDITIONS
V.11 RECEIVER (cont)  DC Parameters (cont.)  Input Current	-3.25		±3.25	mA	•	per Figure 20 and 22;
Current w/ 100Ω Termination Input Impedance AC Parameters Propagation Delay	4		±60.75	mA kΩ	*	power on or off per Figure 23 and 24 V <sub>cc</sub> = +5V for AC parameters Using C <sub>1</sub> = 50pF;
t <sub>PHL</sub> t <sub>pLH</sub> Skew( t <sub>phl</sub> -t <sub>plh</sub>  ) Max.Transmission Rate Channel to Channel Skew	20	30 30 5	85 85 10	ns ns ns Mbps ns	* *	per Figures 33 and 38 per Figures 33 and 38 per Figure 33
V.35 DRIVER DC Parameters Outputs Test Terminated Voltage Offset Output Overshoot Source Impedance Short-Circuit Impedance AC Parameters Outputs	±0.44 -0.2V <sub>ST</sub> 50 135		±0.66 ±0.6 +0.2V <sub>ST</sub> 150 165	Volts Volts Volts Ω	* * *	per Figure 25 per Figure 25 per Figure 25; V <sub>ST = Steady state value</sub> per Figure 27; Z <sub>S</sub> = V <sub>2</sub> /V <sub>1</sub> x 50 per Figure 28 V <sub>cc</sub> = +5V for AC parameters
Transition Time Propagation Delay t <sub>PHL</sub> t <sub>old</sub>		7 30 30	20 85 85	ns ns ns	*	per Figure 29; 10% to 90%  per Figure 33 and 36; C <sub>L</sub> = 20pF per Figure 33 and 36; C <sub>L</sub> = 20pF
Ďifferential Skew ( t <sub>phi</sub> -t <sub>ph</sub>  ) Max.Transmission Rate Channel to Channel Skew	20	5 5	10	ns Mbps ns	*	per Figure 33 and 36; C <sub>L</sub> = 20pF
V.35 RECEIVER  DC Parameters Inputs Sensitivity Source Impedance Short-Circuit Impedance  AC Parameters Propagation Delay  tphl tplh tplh Skew( tpl-tpl-tplh ) Max. Transmission Rate Channel to Channel Skew	90 135 20	±50 30 30 5	<u>+</u> 200 110 165 85 85 10	$\begin{array}{c} \text{mV} \\ \Omega \\ \Omega \\ \end{array}$ ns ns ns Mbps ns	* * * * * *	per Figure 30; $Z_s = V_2/V_1 \times 50\Omega$ per Figure 31 $V_{cc} = +5V$ for AC parameters per Figure 33 and 38; $C_L = 20$ pF per Figure 33; $C_L = 20$ pF per Figure 33; $C_L = 20$ pF
TRANSCEIVER LEAKAGE CU Driver Output 3-State Current Rcvr Output 3-State Current	JRRENT	500 1	10	μ <b>Α</b> μ <b>Α</b>		per Figure 32; Drivers disabled T <sub>x</sub> & R <sub>x</sub> disabled, 0.4V - V <sub>o</sub> - 2.4V
POWER REQUIREMENTS  V <sub>cc</sub> I <sub>cc</sub> (Shutdown Mode) (V.28/RS-232) (V.11/RS-422) (EIA-530 & RS-449) (V.35) (EIA-530A)	4.75	5.00 1 95 230 270 170 200	5.25	Volts µA mA mA mA mA		All I $_{\rm CC}$ values are with V $_{\rm CC}$ = +5V $f_{\rm IN}$ = 120kbps; Drivers active & loaded $f_{\rm IN}$ = 10Mbps; Drivers active & loaded $f_{\rm IN}$ = 10Mbps; Drivers active & loade V.35 @ $f_{\rm IN}$ = 10Mbps, V.28 @ 20kbps $f_{\rm IN}$ = 10Mbps; Drivers active & loaded

 $\rm T_A$  = +25°C and  $\rm V_{\rm CC}$  = +5.0V unless otherwise noted.

DRIVER DELAY TIME BETWEEN ACTIVE MODE   RS-232V.28   tps.;   Tri-state to Output LOW   O.11   S.0   μs   C. = 100pF, Fig. 34 & 40; S.2   closed tps.;   Tri-state to Tri-state   O.05   2.0   μs   C. = 100pF, Fig. 34 & 40; S.2   closed tps.;   Output LOW to Tri-state   O.05   2.0   μs   C. = 100pF, Fig. 34 & 40; S.2   closed tps.;   Output LOW to Tri-state   O.05   2.0   μs   C. = 100pF, Fig. 34 & 40; S.2   closed   RS-423V.10   Tri-state to Output HIGH   O.05   2.0   μs   C. = 100pF, Fig. 34 & 40; S.2   closed   C. = 100pF, Fig. 34 & 40; S.2   closed   C. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 40; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 34 & 37; S.2   closed   T. = 100pF, Fig. 35 & 40; S.2   closed   T. = 100pF, Fig. 35 & 40; S.2   closed   T. = 100pF, Fig. 35 & 40; S.2   closed   T. = 100pF, Fig. 35 & 40; S.2   closed   T. = 100pF, Fig. 35 & 40; S.2   closed   T. = 100pF, Fig. 35 & 40; S.2   closed   T. = 100p	PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Tri-state to Output LOW	DRIVER DELAY TIME BETWE	EN ACT	VE MOD	E AND	RI-STATI	MODE
t <sub>p2H</sub> . Tri-state to Output HIGH t <sub>p2H</sub> . Tri-state to Output LOW to Tri-state t <sub>p2H</sub> . Output LOW to Tri-state to Output HIGH to Tri-state to	RS-232/V.28					
t <sub>Pi,2</sub> : Output LOW to Tri-state         0.05         2.0         μs         C <sub>i</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           t <sub>Pi,1</sub> : Output HIGH to Tri-state         0.05         2.0         μs         C <sub>i</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           RS-423/V.10         t <sub>P21</sub> : Tri-state to Output LOW         0.07         2.0         μs         C <sub>i</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           t <sub>P21</sub> : Tri-state to Output LOW to Tri-state         0.05         2.0         μs         C <sub>i</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           t <sub>P21</sub> : Tri-state to Output LOW to Tri-state         0.55         2.0         μs         C <sub>i</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           RS-422/V.11           t <sub>P22</sub> : Tri-state to Output HIGH         0.05         2.0         μs         C <sub>i</sub> = 100pF, Fig. 34 & 37; S <sub>i</sub> closed           t <sub>P23</sub> : Tri-state to Output LOW to Tri-state         0.05         2.0         μs         C <sub>i</sub> = 10pF, Fig. 34 & 37; S <sub>i</sub> closed           t <sub>P34</sub> : Tri-state to Output HIGH to Tri-state         0.03         2.0         μs         C <sub>i</sub> = 15pF, Fig. 34 & 37; S <sub>i</sub> closed           t <sub>P34</sub> : Tri-state to Output LOW         0.85         10.0         μs         C <sub>i</sub> = 10pF, Fig. 34 & 37; S <sub>i</sub> closed           t <sub>P34</sub> : Tri-state to Output HIGH         0.36         2.0         μs         C <sub>i</sub> = 10pF, Fig. 34 & 37; S <sub>i</sub> closed <t< td=""><td>t<sub>PZL</sub>; Tri-state to Output LOW</td><td></td><td>_</td><td>1</td><td>μs</td><td><math>C_{L} = 100 pF, Fig. 34 &amp; 40; S_{2} closed</math></td></t<>	t <sub>PZL</sub> ; Tri-state to Output LOW		_	1	μs	$C_{L} = 100 pF, Fig. 34 & 40; S_{2} closed$
t <sub>pH2</sub> : Output HIGH to Tri-state         0.05         2.0         μs         C <sub>L</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           RS-423/V.10         t <sub>p2</sub> : Tri-state to Output LOW         0.07         2.0         μs         C <sub>L</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           t <sub>p2</sub> : Output LOW to Tri-state         0.05         2.0         μs         C <sub>L</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           t <sub>p2</sub> : Output HIGH to Tri-state         0.55         2.0         μs         C <sub>L</sub> = 100pF, Fig. 34 & 40; S <sub>2</sub> closed           RS-422/V.11         t <sub>p2</sub> : Tri-state to Output LOW         0.04         10.0         μs         C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>2</sub> closed           t <sub>p2</sub> : Output LOW to Tri-state         0.05         2.0         μs         C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>2</sub> closed           t <sub>p2</sub> : Output LOW to Tri-state         0.05         2.0         μs         C <sub>L</sub> = 15pF, Fig. 34 & 37; S <sub>2</sub> closed           t <sub>p2</sub> : Tri-state to Output HIGH to Tri-state         0.01         2.0         μs         C <sub>L</sub> = 15pF, Fig. 34 & 37; S <sub>2</sub> closed           t <sub>p2</sub> : Tri-state to Output LOW         0.85         10.0         μs         C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>2</sub> closed           t <sub>p2</sub> : Tri-state to Output LOW to Tri-state         0.06         2.0         μs         C <sub>L</sub> = 100pF, Fig. 34 & 37; S <sub>2</sub> closed           t <sub>p2</sub> : Tri-state to Output HIGH to Tri-state         0.	t <sub>PZH</sub> ; Tri-state to Output HIGH		_			$C_L = 100 \text{pF}, \text{ Fig. } 34 \& 40; \text{ S}_2 \text{ closed}$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PLZ</sub> ; Output LOW to Tri-state					
			0.05	2.0	μs	$C_{L} = 100 \text{pF}, \text{ Fig. 34 & 40; S}_{2} \text{ closed}$
$\begin{array}{llllllllllllllllllllllllllllllllllll$						
$\begin{array}{llllllllllllllllllllllllllllllllllll$	t <sub>PZL</sub> ; Tri-state to Output LOW					$C_L = 100 \text{pF}, \text{ Fig. 34 & 40; S}_2 \text{ closed}$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PZH</sub> ; In-state to Output HIGH					$C_L = 100 \text{pF}$ , Fig. 34 & 40; $S_2$ closed
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PLZ</sub> ; Output LIGH to Tri state					$C_L = 100pF$ , Fig. 34 & 40, $S_2$ closed
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			0.12	2.0	μδ	C <sub>L</sub> = 100pr, Fig. 34 & 40, 3 <sub>2</sub> closed
$\begin{array}{llllllllllllllllllllllllllllllllllll$			0.04	100		C = 100pF Fig. 24 9 27; C placed
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PZL</sub> ; In-state to Output LOW					
$t_{\text{PHZ}}^{-1}$ : Output HIGH to Tri-state $0.11$ $2.0$ $\mu$ s $C_{\text{L}}^{-1}$ = 15pF, Fig. 34 & 37; S $_{\text{L}}^{-1}$ closed $t_{\text{PZL}}^{-1}$ ; Tri-state to Output LOW $0.85$ $10.0$ $\mu$ s $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $10.0$ $0.85$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.06$ $0.07$ $0.07$ $0.08$ $0.08$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.09$ $0.0$	t : Output I OW to Tri-state			1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PLZ</sub> , Output EOW to Tri-state			1		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			0.11	2.0	μο	
$\begin{array}{llllllllllllllllllllllllllllllllllll$			0.85	10.0	110	C = 100nE Fig 34 & 37: S. closed
t <sub>pLZ</sub> ; Output LOW to Tri-state $0.06 \ 2.0 \ \mu s$ $C_L = 15pF$ , Fig. $34 \& 37$ ; $S_1$ closed $0.05 \ 2.0 \ \mu s$ $C_L = 15pF$ , Fig. $34 \& 37$ ; $S_2$ closed $S_2 = 15pF$ , Fig. $S_3 = 15pF$ , Fig. $S_4 = 15pF$ , Fig. $S_2 = 15pF$ , Fig. $S_3 = 15pF$ , Fig. $S_4 = 1$	t : Tri-state to Output LOW			1		$C_L = 100 \text{pr}$ , Fig. 34 & 37, S <sub>1</sub> closed
Templer Contract to Detail High to Tri-state0.052.0 $\mu s$ $C_L = 15pF$ , Fig. 34 & 37; $S_2$ closedRECEIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODERS-232/V.28 $t_{PZL}$ ; Tri-state to Output LOW $t_{PZH}$ ; Tri-state to Output HIGH $t_{PLZ}$ ; Output LOW to Tri-state $t_{PLZ}$ ; Output LOW to Tri-state $t_{PLZ}$ ; Output HIGH to Tri-state $t_{PLZ}$ ; Output HIGH to Tri-state $t_{PZL}$ ; Tri-state to Output LOW $t_{PZL}$ ; Tri-state to Output LOW $t_{PZL}$ ; Tri-state to Output HIGH0.04 0.04 0.03 0.03 0.03 0.03 0.03 0.03 $\mu s$ 0.04 0.03 0.04 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 $\mu s$ 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09 0.09	t · Output I OW to Tri-state					C = 15pF Fig. 34 & 37; S closed
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>puz</sub> ; Output HIGH to Tri-state			1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		WEEN A	CTIVE M	ODE AN		
$ \begin{array}{ c c c c c c c c c }\hline t_{PZL}; \ Tri-state \ to \ Output \ LOW \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PLZ}; \ Output \ LOW \ to \ Tri-state \\ t_{PHZ}; \ Output \ HIGH \ to \ Tri-state \\ t_{PHZ}; \ Output \ HIGH \ to \ Tri-state \\ t_{PHZ}; \ Tri-state \ to \ Output \ LOW \\ t_{PZH}; \ Tri-state \ to \ Output \ LOW \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ to \ Output \ HIGH \\ t_{PZH}; \ Tri-state \ t_{PZH}; \ Tri$						_
the state to Output HIGH to Tri-state to Output LOW to Tri-state to Output LOW to Tri-state to Output HIGH to Tri-state to Output HIGH to Tri-state to Output HIGH to Tri-state to Output LOW to Tri-state to Output LOW the state to Output LOW the state to Output LOW the state to Output HIGH to Output LOW the state to Output LO			0.05	2.0	us	C = 100pF, Fig. 35 & 40; S, closed
to the property of the proper	t <sub>nam</sub> : Tri-state to Output HIGH			1		C <sub>1</sub> = 100pF, Fig. 35 & 40; S <sub>2</sub> closed
t <sub>PHZ</sub> ; Output HIGH to Tri-state $0.65$ $2.0$ $\mu s$ $C_L = 100pF$ , Fig. 35 & 40; $S_2$ closed $C_L = 100pF$ , Fig. 35 & 40; $C_L = 100pF$ , Fig. 40pF & 40pF	t <sub>pl.7</sub> ; Output LOW to Tri-state					C = 100pF, Fig. 35 & 40; S closed
RS-423/V.10 $t_{PZL}; \text{ Tri-state to Output LOW} \\ t_{PZH}; \text{ Tri-state to Output HIGH} \\ 0.04 \\ 0.03 \\ 2.0 \\ \mu s \\ C_L = 100pF, \text{ Fig. 35 & 40; S}_1 \text{ closed} \\ C_L = 100pF, \text{ Fig. 35 & 40; S}_2 \text{ closed} \\ 0.03 \\ 0.03 \\ 0.04 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05 \\ 0.05$	t <sub>PHZ</sub> ; Output HIGH to Tri-state		0.65	2.0		
$t_{p_{7H}}^{\text{FLL}}$ ; Tri-state to Output HIGH   0.03   2.0   $\mu$ s   $C_1$ = 100pF, Fig. 35 & 40; $S_2$ closed						
$t_{p_{7H}}^{\text{FLL}}$ ; Tri-state to Output HIGH   0.03   2.0   $\mu$ s   $C_1$ = 100pF, Fig. 35 & 40; $S_2$ closed	t <sub>p71</sub> ; Tri-state to Output LOW		0.04	2.0	μs	C <sub>1</sub> = 100pF, Fig. 35 & 40; S <sub>1</sub> closed
	t <sub>pzH</sub> ; Tri-state to Output HIGH		0.03		μs	C = 100pF, Fig. 35 & 40; S closed
$t_{PLZ}$ ; Output LOvy to In-state   0.03   2.0   $\mu$ s   $C_L$ = 100pF, Fig. 35 & 40; $S_1$ closed	t <sub>Pl 7</sub> ; Output LOW to Tri-state		0.03	2.0	μs	C <sub>L</sub> = 100pF, Fig. 35 & 40; S <sub>1</sub> closed
$t_{PHZ}^{LZ}$ ; Output HIGH to Tri-state 0.03 2.0 µs $C_L^{L}$ = 100pF, Fig. 35 & 40; $S_2^{L}$ closed	t <sub>PHZ</sub> ; Output HIGH to Tri-state		0.03	2.0	μs	$C_{L}$ = 100pF, Fig. 35 & 40; $S_{2}$ closed

 $\rm T_{\rm A}$  = +25°C and  $\rm V_{\rm CC}$  = +5.0V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-422/V.11					
$t_{\rm pZL}$ ; Tri-state to Output LOW $t_{\rm pZH}$ ; Tri-state to Output HIGH $t_{\rm pLZ}$ ; Output LOW to Tri-state $t_{\rm pHZ}$ ; Output HIGH to Tri-state		0.04	2.0	μs	C <sub>L</sub> = 100pF, Fig. 35 & 39; S <sub>1</sub> closed
t <sub>PZH</sub> ; Tri-state to Output HIGH		0.03	2.0	μs	$C_{L} = 100 \text{pF}, \text{ Fig. } 35 \& 39; \text{ S}_{2} \text{ closed}$
t <sub>PLZ</sub> ; Output LICH to Tri-state		0.03	2.0 2.0	μs	C <sub>1</sub> = 15pF, Fig. 35 & 39; S <sub>1</sub> closed
		0.03	2.0	μs	C <sub>L</sub> = 15pF, Fig. 35 & 39; S <sub>2</sub> close
V.35		0.04	2.0		C = 100 n F Fig. 25 9 20; C algorid
t <sub>PZL</sub> ; In-state to Output LOVV		0.04 0.03	2.0 2.0	μs	$C_{L} = 100pF, Fig. 35 & 39; S_{1} closed$
t <sub>PZL</sub> ; Tri-state to Output LOW t <sub>PZH</sub> ; Tri-state to Output HIGH t <sub>PLZ</sub> ; Output LOW to Tri-state		0.03	2.0	μs μs	$C_L = 100pF$ , Fig. 35 & 39; $S_1$ closed $C_L = 100pF$ , Fig. 35 & 39; $S_2$ closed $C_L = 15pF$ , Fig. 35 & 39; $S_1$ closed
t <sub>PHZ</sub> ; Output HIGH to Tri-state		0.03	2.0	μs	C <sub>1</sub> = 15pF, Fig. 35 & 39; S <sub>2</sub> closed
t <sub>PHZ</sub> , Sulpatinon to motate		0.00	2.0	μο	
TRANSCEIVER TO TRANSCE	IVER SK	EW	(per	Figures 32	, 33, 36, 38)
RS-232 Driver		100		ns	$[(t_{ohl})_{Tx1} - (t_{ohl})_{Txn}]$
		100		ns	$\begin{bmatrix} (t_{olh})_{Tx1} - (t_{olh})_{Txn} \end{bmatrix}$
RS-232 Receiver		20		ns	$[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$
		20		ns	$\left[ \left( t_{ohl} \right)_{Rx1} - \left( t_{ohl} \right)_{Rxn} \right]$
RS-422 Driver		2		ns	$[(t_{ohl})_{Tx1} - (t_{ohl})_{Txn}]$
		2		ns	$[(t_{\text{olh}})_{\text{Tx1}} - (t_{\text{olh}})_{\text{Txn}}]$
RS-422 Receiver		2		ns	$[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$
		3		ns	$[(t_{phl}^{phl})_{Rx1}^{l} - (t_{phl}^{phl})_{Rxn}^{l}]$
RS-423 Driver		5		ns	$[(t_{phl})_{Tx2} - (t_{phl})_{Txn}]$
		5		ns	$[(t_{plh})_{Tx2} - (t_{plh})_{Txn}]$
RS-423 Receiver		5		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
		5		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
V.35 Driver		2		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		2		ns	$[(t_{plh})_{Tx1} - (t_{plh})_{Txn}]$
V.35 Receiver		2 2		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		2		ns	$[(t_{phi}^{phi})_{Rx1}^{l} - (t_{phi}^{phi})_{Rxn}^{l}]$



Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	VCC	5V Power Supply Input	51	TxC(b)	TxC Non-Inverting Input
2	GND	Signal Ground	52	GND	Signal Ground
3	SDEN	TxD Driver Enable Input	53	TxC(a)	TxC Inverting Input
4	TTEN	TxCE Driver Enable Input	54	CS(b)	CTS Non-Inverting Input
5	STEN	ST Driver Enable Input	55	CS(a)	CTS Inverting Input
6	RSEN	RTS Driver Enable Input	56	DM(b)	DSR Non-Inverting Input
7	TREN	DTR Driver Enable Input	57	DM(a)	DSR Inverting Input
8	RRCEN	DCD Driver Enable Input	58	GNDV10	V.10 Rx Reference Node
9	RLEN	RL Driver Enable Input	59	RRT(b)	DCD <sub>DTE</sub> Non-Inverting Input
10	LLEN#	LL Driver Enable Input	60	RRT(a)	DCD <sub>DTE</sub> Inverting Input
11	RDEN#	RxD Receiver Enable Input	61	IC	RI Receiver Input
12	RTEN#	RxC Receiver Enable Input	62	TM(a)	TM Receiver Input
13	TxCEN#	TxC Receiver Enable Input	63	LL(a)	LL Driver Output
14	CSEN#	CTS Receiver Enable Input	64	VCC	Power Supply Input
15	DMEN#	DSR Receiver Enable Input	65	RL(a)	RL Driver Output
16	RRTEN#	DCD <sub>DTE</sub> Receiver Enable Input	66	VSS1	-2xVCC Charge Pump Output
17	ICEN#	RI Receiver Enable Input	67	C2N	Charge Pump Capacitor
18	TMEN	TM Receiver Enable Input	68	GND	Signal Ground
19	D0	Mode Select Input	69	C1N	Charge Pump Capacitor
20	D1	Mode Select Input	70	C2P	Charge Pump Capacitor
21	D2	Mode Select Input	71	VCC	Power Supply Input
22		Termination Disable Input	72	C1P	Charge Pump Capacitor
23	D LATCH#	Decoder Latch Input	73	VDD	2xVCC Charge Pump Output
24	NC	No Connect	74	GND	Signal Ground
25	GND	Signal Ground	75	TR(a)	DTR Inverting Output
26	VCC	5V Power Supply Input	76	NC	No Connect
27		Loopback Mode Enable Input	77	VCC	Power Supply Input
28	TxD	TxD Driver TTL Input	78	TR(b)	DTR Non-Inverting Output
29	TxCE	TxCE Driver TTL Input	79	RRC(b)	DCD Non-Inverting Output
30	ST	ST Driver TTL Input	80	VCC	Power Supply Input
31	RTS	RTS Driver TTL Input	81	RRC(a)	DCD Inverting Output
32	DTR	DTR Driver TTL Input	82	GND	Signal Ground
33	DCD_DCE	DCD <sub>DCE</sub> Driver TTL Input	83	RS(a)	RTS Inverting Output
34	RL	RL Driver TTL Input	84	VCC	Power Supply Input
35	LL	LL Driver TTL Input	85	RS(b)	RTS Non-Inverting Output
36	RxD	RxD Receiver TTL Output	86	GND	Signal Ground
37	RxC	RxC Receiver TTLOutput	87	ST(a)	ST Inverting Output
38	TxC	TxC Receiver TTL Output	88	VCC	Power Supply Input
39	CTS	CTS Receiver TTL Output	89	V35TGND3	ST Termination Referance
40	DSR	DSR Receiver TTL Output	90	ST(b)	ST Non-Inverting Output
41	DCD_DTE	DCD <sub>DTE</sub> Receiver TTL Output	91	GND	Signal Ground
42	RI	RI Receiver TTL Output	92	TT(a)	TxCE Inverting Output
43	TM	TM Receiver TTL Output	93	VCC	5V Power Supply Input
44	GND	Signal Ground	94	V35TGND2	ST Termination Referance
45	VCC	Power Supply Input	95	TT(b)	TxCE Non-Inverting Output
46		Reciever Termination Refrence	96	GND	Signal Ground
47	RD(b)	RXD Non-Inverting Input	97	SD(a)	TxD Inverting Output
48	RD(a)	RXD Inverting Input	98	VCC	5V Power Supply Input
49	RT(b)	RxC Non-Inverting Input	99	V35TGND1	ST Termination Referance
50	RT(a)	RxC Inverting Input	100	SD(b)	TxD Non-Inverting Output
- 50	π (α)	arrorang mpat	100	05(0)	Hor involving Output

# **SP508 Driver Table**

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
T₁OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)
T <sub>1</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)
T <sub>2</sub> OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)
T <sub>2</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)
T <sub>3</sub> OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)
T <sub>3</sub> OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)
T <sub>4</sub> OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)
T <sub>4</sub> OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)
T <sub>5</sub> OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)
T <sub>5</sub> OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)
T <sub>6</sub> OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)
T <sub>e</sub> OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)
T <sub>7</sub> OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RL
T <sub>8</sub> OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	LL

**Table 1. Driver Mode Selection** 

# **SP508 Receiver Table**

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal		
MODE (D0, D1, D2)	001	010	011	100	101	110	111			
R <sub>1</sub> IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)		
R <sub>1</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)		
R <sub>2</sub> IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxC(a)		
R <sub>2</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)		
R <sub>3</sub> IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)		
R <sub>3</sub> IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)		
R <sub>4</sub> IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)		
R <sub>4</sub> IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)		
R <sub>5</sub> IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)		
R <sub>5</sub> IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)		
R <sub>6</sub> IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)		
R <sub>6</sub> IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DTE(b)		
R <sub>7</sub> IN(a)	R <sub>7</sub> IN(a) V.28 V.10 V.28		V.28	V.10	V.10	High-Z	High-Z	RI		
R <sub>8</sub> IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	TM		

**Table 2. Receiver Mode Selection** 




Figure 1. V.28 Driver Output Open Circuit Voltage




Figure 2. V.28 Driver Output Loaded Voltage




Figure 3. V.28 Driver Output Slew Rate




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 5. V.28 Driver Output Power-Off Impedance




Figure 6. V.28 Driver Output Rise/Fall Times




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage




Figure 10. V.10 Driver Output Test Terminated Volt-




Figure 11. V.10 Driver Output Short-Circuit Current




Figure 12. V.10 Driver Output Power-Off Current




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 18. V.11 Driver Output Short-Circuit Current




Figure 19. V.11 Driver Output Power-Off Current




Figure 20. V.11 Receiver Input Current




Figure 21. V.11 Driver Output Rise/Fall Time




Figure 22. V.11 Receiver Input IV Graph




Figure 23. V.11 Receiver Input Current w/ Termination




Figure 26. V.35 Driver Output Offset Voltage




Figure 24. V.11 Receiver Input Graph w/ Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 27. V.35 Driver Output Source Impedance




Figure 28. V.35 Driver Output Short-Circuit Impedance




Figure 29. V.35 Driver Output Rise/Fall Time




Figure 30. V.35 Receiver Input Source Impedance




Figure 31. V.35 Receiver Input Short-Circuit Impedance




Figure 32. Driver Output Leakage Current Test




Figure 33. Driver/Receiver Timing Test Circuit




Figure 34. Driver Timing Test Load Circuit




Figure 35. Receiver Timing Test Load Circuit




Figure 36. Driver Propagation Delays




Figure 37. Driver Enable and Disable Times




Figure 38. Receiver Propagation Delays




Figure 39. Receiver Enable and Disable Times




Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 41. Typical V.28 Driver Output Waveform




Figure 42. Typical V.10 Driver Output Waveform




Figure 43. Typical V.11 Driver Output Waveform




Figure 44. Typical V.35 Driver Output Waveform




Figure 45. Functional Diagram

The SP508 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP508 offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A(V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP508 has eight drivers, eight receivers, and Exar's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, fail-safe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhanced ESD protection on driver outputs and receiver inputs.

## THEORY OF OPERATION

The SP508 device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

# **Drivers**

The SP508 has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output single-ended signals with a minimum of  $\pm 5V$  (with  $3k\Omega$  & 2500pF loading), and can operate over 120kbps. Since the SP508 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed  $\pm 10V$ . The V.28 driver architecture is similar to Exar's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit  $V_{OL}$  and  $V_{OH}$  measurements of  $\pm 4.0 \text{V}$  to  $\pm 6.0 \text{V}$ . When terminated with a  $450 \Omega$  load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 drivers are guaranteed to transmit over 120kbps, but can operate at over 1Mbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain +2V differential output levels with a load of 100 $\Omega$ . The signal levels and drive capability of these drivers allow the drivers to also support RS-485 requirements of  $\pm 1.5$ V differential output levels with a  $54\Omega$  load. The strength allows the SP508 differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449, EIA-530, EIA-530A and V.36 modes as Category I signals which are used for clock and data. Exar's new driver design over its predecessors allow the SP508 to operate over 20Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP508 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the  $\underline{V}_{\text{OH}}$  and  $\overline{V}_{\text{OL}}$  depending on load conditions. This termination network is basically a "Y" configuration consisting of two  $51\Omega$  resistors connected in series and a  $124\Omega$  resistor connected between the two  $50\Omega$  resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 45. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon power-on if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL and CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately  $500k\Omega$ .

#### Receivers

The SP508 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

Like the drivers, the receivers are prear-

ranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. Table 2 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of ±15V and can receive signals downs to ±3V. The input sensitivity complies with RS-232 and V .28 at +3V. The input impedance is  $3k\Omega$  to  $7k\Omega$ in accordance to RS-232 and V .28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of  $10k\Omega$  and a differential threshold of less than  $\pm 200$ mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically  $120\Omega$  connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed  $100\Omega$ , thus complying with the V.11 and RS-422 specifications.

This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21. The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two  $51\Omega$  resistors connected in series and a  $124\Omega$  resistor connected between the two  $50\Omega$  resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 1Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 45. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal  $5k\Omega$  pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

#### **CHARGE PUMP**

The charge pump is a Exar-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump  $V_{\rm DD}$  and  $V_{\rm SS}$  outputs are regulated to +5.8V and -5.8V, respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

#### Phase 1

\_\_V\_ss charge storage \_\_\_\_During this phase of the clock cycle, the positive side of capacitors  $C_1$  and  $C_2$  are initially charged to  $V_{cc}$ . C+ is then switched to ground and the charge in  $C_1$ - is transferred to  $C_2$ -. Since  $C_2$ + is connected to  $V_{cc}$ , the voltage potential across capacitor  $C_2$  is now  $2_xV_{cc}$ .

#### Phase 2

 $-V_{\rm SS}$  transfer —Phase two of the clock connects the negative terminal of  $\rm C_2$  to the  $\rm V_{\rm SS}$  storage capacitor and the positive terminal of  $\rm C_2$  to ground, and transfers the negative generated voltage to  $\rm C_3$ . This generated voltage is regulated to  $-5.8\rm V$ . Simultaneously, the positive side of the capacitor  $\rm C_1$  is switched to  $\rm V_{\rm CC}$  and the negative side is connected to ground.

#### Phase 3

#### Phase 4

 $-V_{\text{DD}}$  transfer —The fourth phase of the clock connects the negative terminal of  $C_2$  to ground, and transfers the generated 5.8V across  $C_2$  to  $C_4$ , the  $V_{\text{DD}}$  storage capacitor. This voltage is regulated to +5.8V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor  $C_1$  is switched to  $V_{\text{CC}}$  and the negative side is connected to ground, and the cycle begins again.

The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both  $V^+$  and  $V^-$  are separately generated from  $V_{cc}$ ; in a no-load condition  $V^+$  and  $V^-$  will be symmetrical. Older charge pump approaches that generate  $V^-$  from  $V^+$  will show a decrease in the magnitude of  $V^-$  compared to  $V^+$  due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as 1µF with a 16V breakdown voltage rating.

#### TERM OFF FUNCTION

The SP508 contains a TERM\_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications that are typically found in networking test equipment. The TERM\_OFF pin internally contains a pull-down device with an impedance of over  $500k\Omega$ , which will default in a "ON" condition during power-up if V.35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM\_OFF.

#### LOOPBACK FUNCTION

The SP508 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 46. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

# DECODER AND D LATCH FUNCTION

The SP508 contains a D\_LATCH pin that latches the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP508 accordingly. If tied to a logic HIGH("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW.

There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D\_LATCH at a logic HIGH, the decoder state of the SP508 will be undefined.

#### **ESD TOLERANCE**

The SP508 device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

#### CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Exar's previous multiprotocol serial transceiver IC's, the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP508 is also tested in-house at Exar and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP508, as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.




Figure 46. SP508 Loopback Path





Figure 47. SP508 Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability



		4	_	4	1	4		4		טו	_	ıU	1	ıv	1	LU	1	טו		III		עו		ייי		יטו		ı.u		2		2	Z 5 -	Inter		
drimore	8	<del>&amp;</del>	17	42	16	4	15	8	14	æ	13	8	12	37	11	8	10	38	9	4	8	33	7	೫	٥	의	5	8	4	29	ω	28	Number	g e g		
Source distance and perceivage may be used for continue (simple Nimo)	TMEN	TM	KEN#	RI	RRTEN#	DCD_DTE	DMEN#	DSR	CSEN#	G	TxCEN#	TxC	RTEN#	RXC	RD BN#	RxD	LLEN#	רר	RLEN	RL.	RRCEN	DCD_DCE	TREN	DTR	PS ES	RTS	STEN	হা	TTEN	TXCE	SDEN	TxD	Pin Mnemonic	Interface to System Logic	SP508 Multip	
		Receiver_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_5		Driver_4		Driver_3		Driver_2		Driver_1	Circuit		SP908 Multiprotocol Configured as DCE	
		TMOA		Α.	RRT(B)	RRT(A)	DM(B)	DMA	CS(B)	CS(A)	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		HQH HQH		RL(A)	RRC(B)	RRC(A)	TR(B)	TR(A)	75 (B)	328	ST(B)	ST(A)	TT(B)	ПA	SD(B)	SD(A)	Pin Mnemonic	Interface to Port	as DCE	
		න		61	99	8	83	57	2	55	51	53	49	90	47	48		63		65	79	81	78	75	88	8	8	87	99	92	100	97	Number	o Port-		
ਜ਼ r																																			- -	
Pin assignments and signal functions are subjec		¥28		V28				V28		¥28				V28		V28		V28		V28		V28		V28		¥28		V28		V28		V28	Type	<u>}</u> <u>7</u>	ecomn	
		F		RL				(D)		Ç				DA		ΑB		WT		E)		CF		Я		8		80		ΦD		88	nic	R5232 or V24	mended S	
		18		21				20		4				24		2		25		22		8		6		5		15		17		3	Pin(F)	24	ignak ar	
46.7		V.10		01.Y			TLIX	TLY	VII	ΠŒ			V.11	V.11	V.II	TLY		01.Y			V.11	TLY	TLY	11.7	Y.II	ΠY	ΠTA	ILY	TLLY	TLLY	11.7	YJI	Type	î.	id Port Pi	
000000		F		쿈			CD(B)	CD(A)	CA(B)	CA(A)			DA(B)	DAGA	BA(B)	BAGA		TM			CF(B)	CF(A)	CC(B)	93	GB(B)	99	D8@)	DB(A)	DD(B)	DD(A)	88 <i>(</i> B)	BB (A)	nic 8	EIA -530	Recommended Signals and Port Pin Assignments	
5io 1 10 1		18		21			23	20	19	4			11	24	12	2		25			10	8	22	0	IJ.	S	12	15	9	17	16	w	Pin(F)	,	nents	
ationalo		V.10		V.TO			YII	TLV	V.11	γ.11			V.11	V.11	VII	TLY		V.10			V.11	VIII	VIII	ν.11	Y.II	ΤLLY	Υ.II	11.7	VII	VII	V.11	V.11	Type	Ç.		
to national or regional varia		F		묜			TR(B)	TR(A)	RS(B)	RS(A)			TT(B)	ΠØ	SD(B)	SD(A)		WT			RR(B)	RR(A)	DM(B)	DMG	(S)	CS(A)	ST(8)	आख	RT(B)	RT(A)	RD(B)	RD(A)	nic 8	87.445 87.445		
	_								$\vdash$																								Pi S			

\*\* X.21 use eit her 80 or X0, not both

riation and V35 V35 V35 V35 V35 V35 V35 V.35 V.28 728 ٧<u>2</u>8 ٧28 ٧28 ¥28 V28 ٧28 V28 V35 Mnemo nic 104 104 115 115 푱 ĕ 125 ᆂ <u>8</u> 45 8 ₫ M94 Pin(F) 롤 I 좋다이고 z X 21 Mnemo nic R(A) R(B) B(A) B(B) S(B) S(B) £ (€ XXX 18 Pin(F) 14.74.9 14.4 ᇹ σ

	J
_	۱
П	1
	٦
'n	١
2	
4	
Т	
=	
G	Į
C	
Z	J
	>
	į
_	
C	)
$\bar{z}$	,
_	

18	43	17	£	- 16	41	15	8	14	39	₩	86	12	37	11	84	10	35	9	2	8	33	7	ಜ	6	31	5	80	4	29	u	28	Pin Number	Interface to
TMEN	TM	CEN#	22	RRTEN#	DCD_DTE	DMEN#	DSR	CSEN#	Э	TXCEN#	TxC	RTEN#	₹ <u>?</u>	RD BN#	RXD	LLEN#	רר	RLEN	몬	RRCEN	DCD_DCE	TREN	DTR	RSEQ	RTS	STEN	হা	TIEN	1xCE	SDEN	TxD	Pin Mnemonic	Interface to System Logic
	Receiver_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_S		Driver_4		Driver_3		Driver_2		Driver_1	Circuit	
	TM(A)		^	RRT(B)	RRT(A)	DM(B)	DMGO	CS(B)	CSW	TxC(B)	TxCØ	RT(B)	RT(A)	RD (B)	RD (A)		L(A)		RL(A)	RRC(B)	RRC(A)	TR(B)	TRUA	75(B)	KQA)	ST(B)	(स्)ाट	Щ®	Пψ	SD(B)	(A) OS	Pin Mnemonic	Connector
	න		6	æ	8	88	57	2	88	S	ສ	\$	8	47	&		63		- 65	79	- 81	78	75	88	83	90	87	99	92	100	97	Pin	DOPOR.

	L																											ř		ace to Po	
න	61	99	8	8	57	2	S	SI	బ	\$	8	47	8	8	65	8	81	78	75	85	8	8	87	99	29	100	97	Number	₽.	age to Port- innector	
	_		_		_		_				_		_	_					_		_				_			I_,	v		12
V28	Y28		¥28		¥28		Y28		V28		Y28		¥28	V28	Y28				Y28		V28				Y28		¥28	Type	Signal	20	Xom m
TM	A		9		Я		8		DB		8		88	ᄕ	RL				θ		Ç				DA		BA	2.	Mnemo	RS-232 or V.24	ended Si
25	22		۵		ტ		v		15		17		w	18	21				20		4				24		2	Pin(M)	DB-25	4	gna sang
OUX	<u> </u>	V.11	<u> </u>	7.11Z	V11/10	ĭ.	ΧII	<u> </u>	YII	ΧII	ĭ.	ĶII	ă	V.10	7.10			ZIIZ	711/10	1134	1134			<u> </u>	ΥII	VII.	ă	Type	Signal		Port Pin
TM	æ	CF(B)	CF(A)	(C(B)	CCPA	(B)(B)	GB(A)	D8(8)	DB (A)	DD(B)	DDUA	BB (B)	BB (A)	LL	RE			CD (8)	CDAN	CA(B)	CA(A)			DA(B)	DAGA	BA(B)	BA(A)	2.	Mnemo	EIA-530	Recommended Signals and Port Pin Assignments
25	22#	10	00	22#	σ.	u u	v	12	15	9	17	16	w	18	21			23	20	19	4			=	24	14	2	Pin (NO	DB-25		en &
01.7		V.11	XII	Ϋ́	YII	YII	YII	Ϋ́	TI.Y	YII	ΧII	Ϋ́II	113	7.10	VΩ			Υ	YII	1134	IIX			113	ΙΙX	YII	113	Type	Signal		
MT		RR(B)	RRON	DM(B)	DMGA	(88)	CSW	SI(8)	STON	RTØ)	RT(A)	RD(B)	RD(A)	LL	RL			TRØ)	TR(A)	8)25	RS(&)			∏®)	HQH (A)	SD(B)	SD(A)	2.	Mnemo	₹ 844 8	
81		31	J	29	=	27	9	23	5	26	00	24	σ.	10	14			೫	12	25	7			35	- 17	22	4	Pin (M)	DB-37		
V28	¥2,8		¥2,8		V28		Y28	) 36.V	V.35	735	25.7	SEV	25.7	ν28	٧28				V28		V28			).3S	55.4	V35	)3EV	Type	Signal		
142	125		8		107		홄	114	114	115	115	₫	₹	141	146				ē		105			113	113	3	ន	2.	Mnemo	V.35	
NN	_		-		m		0	25	¥	×	<	-	20	٦	z				Ξ		0			×	_	s	~	Pin (M)	₹ 4		
				<u> </u>	<u> </u>	<u> </u>	XII	<u> </u>	113			¥11	<u> </u>							1134	1134			113	Υ	VI 1	<u> </u>	7y₽	Signal		
				B(B)	B(A)	(B)	(A)	S(B)	S(A)			R(B)	R(A)							(B)	C(A)			×(B)	æ	T(B)	T(A)	2.	Mnemo	X21	
				1444	7**	12	v	ü	o			=	4							10	J			14**	74.4	9	2	Pin(M)	DB-15		
					V.10	7.1Q*						¥.11	Y.11						V.10							V.11	¥.11	Type	Signal	т.	
					GP.	돐	GND					₹ 2	RxD-						퍉							TxD+	TxD -	2.	Mnemo	AppleTalk''	
					7	2						8	S						_							6	w	Pin(F)	DIN-8		

Pin assignments and signal functions are subject to national or regional variation and proprietary / non-standard implementations #EA-530 uses V.11 differentialy for DSR (CC) and DTR (CD) signals; EIA-530-A uses single-ended V.10 for DSR and DTR and adds Risignal on pin 22

\*\*X21 use either B() or X(), not both

ORDERING INFORMATION								
		Temperature Range0°C to +70°C40°C to +85°C						

## **REVISION HISTORY**

DATE	REVISION	DESCRIPTION
01/19/05		Legacy Sipex Datasheet
10/27/09	1.0.0	Convert to Exar Format and change revision to 1.0.0. Change Driver output leakage test (figure 32) from +/-12V to +/-10V. Change V.11 and V.35 driver and receiver propagation delay limits from 60ns to 80ns

#### Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writting, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2009 EXAR Corporation

Datasheet October 2009

Send your Interface technical inquiry with technical details to: uarttechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.