

LP8900 Ultra Low Noise, Dual 200mA Linear Regulator for RF/Analog Circuits

Ultra Low Noise, Dual 200mA Linear Regulator for RF/ **Analog Circuits**

General Description

The LP8900 is a dual linear regulator capable of supplying 200mA output current per regulator. Designed to meet the requirements of RF/Analog circuits, the LP8900 provides low device noise, High PSRR, low quiescent current and superior line transient response figures.

Using new innovative design techniques the LP8900 offers class-leading device noise performance without a noise bypass capacitor.

The LP8900 is designed to be stable with space saving ceramic capacitors as small as 0402 case size, enabling a solution size <4mm².

Performance is specified for a -40°C to 125°C junction temperature range.

Output voltage options are available between 1.2V and 3.6V, for availability please contact your local NSC sales office.

Features


- Operation from 1.8V to 5.5V Input
- -1% accuracy Over Temperature
- Output Voltage from 1.2V to 3.6V
- 6µV_{BMS}Output Voltage Noise
- PSRR 75dB at 1kHz
- 110mV Dropout at 200mA load
- 48µA Quiescent Current per regulator
- 80µs Start-Up time
- Stable with Ceramic Capacitors as small as 0402
- Thermal-Overload and Short-Circuit Protection

Package

6 pin micro SMD (1.5mm x 1.1mm)

Applications

- **Battery Operated Devices**
- Hand-Held Information Appliances
- Noise Sensitive RF Applications
- DC/DC Convertor Post Regulation/Filter




Downloaded from Elcodis.com electronic components distributor

www.national.com

Pin Descriptions

Packages						
Pin No.	Pin No. Symbol Name and Function					
A1	V _{EN} 1	Enable Input; Enables the Regulator when \geq 1.2V.				
		Disables the Regulator when ≤ 0.4 V.				
		Enable Input has an internal $3M\Omega$ pull-down resistor to GND.				
B1	GND	Common Ground.				
C1	V _{EN} 2	Enable Input; Enables the Regulator when \geq 1.2V.				
		Disables the Regulator when $\leq 0.4V$.				
		Enable Input has an internal $3M\Omega$ pull-down resistor to GND.				
C2	V _{OUT} 2	Voltage output. A Low ESR Ceramic Capacitor should be				
		connected from this pin to GND. (See Application Information) Connect this output to the load circuit.				
B2	V _{IN}	Voltage Supply Input. A 1.0µF capacitor should be connected from				
		this pin to GND.				
A2	V _{OUT} 1	Voltage output. A Low ESR Ceramic Capacitor should be				
		connected from this pin to GND. (See Application Information)				
		Connect this output to the load circuit.				

Connection Diagram



Ordering Information (6-Bump Micro SMD)

Only available as Lead Free.

Output Volt	age (V) Grade	Order Number Supplied as 250 Units,	Order Number Supplied as 3000 Units,		
Vout 1	Vout2	Tape and Reel	Tape and Reel		
2.8V	2.8V	LP8900TLE_3333	LP8900TLX_3333		
2.8V	2.7V	LP8900TLE_AAEB	LP8900TLX_AAEB		
2.8V	1.2V	LP8900TLE_AAEC	LP8900TLX_AAEC		
*2.8V	1.8V	LP8900TLE_AACB	LP8900TLX_AACB		
2.7V	2.7V	LP8900TLE_AAAH	LP8900TLX_AAAH		

* Contact your local NSC Sales Office for availability

Absolute Maximum Ratings

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V_{IN} , V_{OUT} Pins: Voltage to GND	-0.3 to 6.5V
V _{EN} : Voltage to GND	-0.3 to (V _{IN} + 0.3V) to 6.5V
	(max)
Junction Temperature	150°C
Lead/Pad Temp. (Note 3)	
Micro SMD	260°C
Storage Temperature	-65 to 150°C
Continuous Power Dissipation	Internally Limited
(Note 4)	
ESD (Note 5)	
Human Body Model	2KV
Machine Model	200V

Operating Ratings (Note 1)

Input Voltage Range	1.8 to 5.5V
Recommended Load Current per	
channel	200mA
Junction Temperature	-40°C to 125°C
Ambient Temperature T _A Range	-40°C to 85°C
(Note 6)	

Thermal Properties (Note 1)

Junction To Ambient Thermal Resistance(Note 7)	
θ _{JA} JEDEC Board	108°C/W
(Note 8)	
θ_{JA} 4 Layer Board	172°C/W

Electrical Characteristics

Unless otherwise noted, $V_{EN} = 1.2V$, $V_{IN} = V_{OUT} + 0.5V$, or 1.8V, whichever is higher , where V_{OUT} is the higher of V_{OUT1} and V_{OUT2} . $C_{IN} = C_{OUT} = 1\mu$ F, $I_{OUT} = 1.0$ mA.

Typical values and limits appearing in normal type apply for $T_A = 25^{\circ}$ C. Limits appearing in **boldface** type apply over the full junction temperature range for operation, -40 to +125^{\circ}C. (Note 9)

Symbol	Deveryoter	Conditions		Тур	Limit		Units
Symbol	Parameter				Min	Max	Units
V _{IN}	Input Voltage	(Note 10)			1.8	5.5	V
ΔV _{OUT}	Output Voltage Tolerance	$V_{IN} = V_{OUT(NOM)} + I_{LOAD} = 1mA$	0.5V to 5.5V		-1.0	1.0	%
		$V_{IN} = 1.8V \text{ to } 5.5V$ $I_{LOAD} = 1\text{mA}, V_{OL}$			-2.25	2.25	%
	Line Regulation Error	$V_{IN} = V_{OUT(NOM)} + I_{OUT} = 1mA$	$V_{IN} = V_{OUT(NOM)} + 0.5V$ to 5.5V,				%/V
	Load Regulation Error	$I_{OUT} = 1 \text{ mA to } 20$	0mA	4		9	mV
V _{DO}	Dropout Voltage(Note 11)		V _{OUT} = 3.6V	55		82	
		I _{OUT} = 200mA	V _{OUT} = 2.8V	110		164	mV
			V _{OUT} = 1.8V	185		260	
ILOAD	Load Current	(Note 12)			0	200	mA
Ι _Q	Quiescent Current	Current $V_{EN1} = 1.2V, V_{EN2} = 0V I_{OUT} = 0mA$		48		120	
		V _{EN1} = 1.2V, V _{EN1}	₂ = 1.2V I _{OUT} = 0mA	85		200	1.
		V _{EN1} = 1.2V, V _{EN2} = 1.2V I _{OUT} = 200mA		210			μΑ
	$V_{EN} \le 0.4V$			0.003		1.0	
I _{sc}	Short Circuit Current Limit	V _{IN} = 3.6V (Note 13)		600		900	mA
PSRR	Power Supply Rejection Ratio	$f = 1 \text{kHz}, I_{OUT} = 200 \text{mA}$		75			
	(Note 14)	f = 10kHz, I _{OUT} = 200mA		65			- dB
		f = 100kHz, I _{OUT} = 200mA		45			
		f = 1MHz, I _{OUT} = 200mA		30			
		BW = 10Hz to	I _{OUT} = 0mA	6			
e _n	Output noise Voltage (Note 14)	100kHz,	I _{OUT} = 1mA	10			μV _{RM}
		V _{IN} = 4.2V, C _{OUT} = 1.0μF	= I _{OUT} = 200mA	6			- F RIVIS
T _{SHUTDOWN}	Thermal Shutdown	Temperature Hysteresis		155			
				15			

www.national.com

4

Electrical Characteristics con't.

Unless otherwise noted, $V_{EN} = 1.2V$, $V_{IN} = V_{OUT} + 0.5V$, or 1.8V, whichever is higher, where V_{OUT} is the higher of V_{OUT1} and V_{OUT2} . $C_{IN} = C_{OUT} = 1\mu$ F, $I_{OUT} = 1$ mA.

Typical values and limits appearing in normal type apply for $T_A = 25^{\circ}$ C. Limits appearing in **boldface** type apply over the full junction temperature range for operation, -40 to +125^{\circ}C. (Note 9)

Cumhal	Devenueter	Que dition o	T	Limit		
Symbol	Parameter	Conditions	Тур	Min	Max	Units
Enable Con	trol Characteristics				-	2
I _{EN}	Maximum Input Current at	$V_{EN} = 0V, V_{IN} = 5.5V$	0.003			
	V _{EN} Input(Note 15)	$V_{EN} = V_{IN} = 5.5V$			4	μΑ
V _{IL}	Low Input Threshold	V _{IN} = 1.8V to 5.5V			0.4	V
V _{IH}	High Input Threshold	V _{IN} = 1.8V to 5.5V		1.2		V
Timing\Trar	nsient Characteristics(Note 14)	•		•		
T _{ON}	Turn On Time	To 95% Level	80		200	μs
T _{OFF}	Turn Off Time	V _{OUT(nom)} 5% of V _{OUT(NOM)} ,I _{OUT} = 0mA	0.4		1	ms
	Line Transient Response $ \delta V_{OUT} $	$T_{rise} = T_{fall} = 30 \mu s$ $\delta V_{IN} = 600 mV$	1			mV (pk - pk)
Transient	Load Transient Response ΙδV _{OUT} Ι	$T_{rise} = T_{fall} = 1 \mu s$ $I_{OUT} = 1 mA to 200 mA$	80			
Response		I _{OUT} = 200mA to 1mA	70			mV
	Overshoot on Start-up		0		1	%

Note 1: Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All Voltages are with respect to the potential at the GND pin.

Note 3: For further information on these packages please refer to the following application notes, AN-1112 Micro SMD Wafer Level Chip Scale Package.

Note 4: Internal thermal shutdown circuitry protects the device from permanent damage.

Note 5: The human body model is 100pF discharged through a 1.5k Ω resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

Note 6: The maximum ambient temperature $(T_{A(max)})$ is dependant on the maximum operating junction temperature $(T_{J(max-op)} = 125^{\circ}C)$, the maximum power dissipation of the device in the application $(P_{D(max)})$, and the junction to ambient thermal resistance of the part / package in the application (θ_{JA}) , as given by the following equation: $T_{A(max)} = T_{J(max-op)} - (\theta_{JA} \times P_{D(max)})$.

Note 7: Junction to ambient thermal resistance is dependent on the application and board layout. In applications where high maximum power dissipation is possible, special care must be paid to thermal dissipation issues in board design.

Note 8: Full details can be found in JESD61-7

Note 9: All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production at $T_J = 25^{\circ}$ C or correlated using Statistical Quality Control methods. Operation over the temperature specification is guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Note 10: The minimum input voltage = $V_{OUT(NOM)}$ + 0.5V or 1.8V, whichever is greater.

Note 11: Dropout voltage is voltage difference between input and output at which the output voltage drops to 100mV below its nominal value. This parameter is only specified for output voltages above 1.8V.

Note 12: The device maintains the regulated output voltage without a load.

Note 13: Short circuit current is measured with V_{OUT} pulled to 0V.

Note 14: This electrical specification is guaranteed by design.


Note 15: Enable Pin has an internal $3M\Omega$ typical, resistor connected to GND.

Note 16: The capacitor tolerance should be 30% or better over temperature. The full operating conditions for the application should be considered when selecting a suitable capacitor to ensure that the minimum value of capacitance is always met. Recommended capacitor type is X7R or X5R. (See capacitor section in Applications Hints)

Recommended Capacitor Specifications


Symbol	Parameter	Conditions	Тур	Limit		Units
				Min	Max	Units
C _{IN}	Input Capacitor	Capacitance	1.0	0.33	10	μF
C _{OUT}	Output Capacitor	(Note 16)	1.0	0.33	4.7	
		ESR		5	500	mΩ

Typical Performance Characteristics. Unless otherwise specified, $C_{IN} = C_{OUT} = 1.0 \mu$ F Ceramic, $V_{IN} = V_{OUT(NOM)} + 1.0V$ or 1.8V whichever is greater, $T_A = 25^{\circ}$ C, $V_{OUT(NOM)} = 2.85V$, Enable pin is tied to V_{IN} .






Power Supply Rejection Ratio




30039309

Output Voltage Change vs Temperature



Ground Current vs Load Current



www.national.com

GROUND CURRENT (µA) 60 40 200mA T_A = -40 °C lour 1 20 T_A = 25⁰ C 1 mA 0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 TIME (10µs/DIV) INPUT VOLTAGE (V) 30039321 30039318 Vout 1 Load Transient 0 to 200mA Load Transient. Vin = 1.8V, Vout = 1.2V $V_{OUT} = 2.85V$ V_{IN} = 1.8V, V_{OUT} = 1.2V ΔV_{OUT} 1 ΔV_{OUT} 2 20mV/DIV 100mV/DIV ΔV_{OUT} 100mV/DIV 200mA 200mA lour 1 lout 0mA

 $\begin{array}{l} \hline \textbf{Typical Performance Characteristics con't.} & \text{Unless otherwise specified, } C_{\text{IN}} = C_{\text{OUT}} = 1.0 \mu \text{F} \text{ Ceramic,} \\ V_{\text{IN}} = V_{\text{OUT(NOM)}} + 1.0 \text{V or } 1.8 \text{V} \text{ whichever is greater, } T_{\text{A}} = 25^{\circ}\text{C}, \ V_{\text{OUT(NOM)}} = 2.85 \text{V} \text{, Enable pin is tied to } V_{\text{IN}}. \end{array}$

TIME (10µs/DIV)

Line Transient, 200mA per Channel


Ground Current vs V_{IN}

 $V_{OUT} = 1.2V$ $I_L = 1mA$

T_A = 85° C

100

80





TIME (100µs)



30039319

Vout 1 Load Transient 1 to 200mA






TIME (10µs/DIV)

30039320


Short Circuit Current




TIME (50µs/DIV)

30039322

 $\label{eq:constraint} \begin{array}{l} \textbf{Typical Performance Characteristics con't.} \\ V_{\text{IN}} = V_{\text{OUT}(\text{NOM})} + 1.0 \text{V or } 1.8 \text{V} \text{ whichever is greater, } T_{\text{A}} = 25^{\circ}\text{C}, \ V_{\text{OUT}(\text{NOM})} = 2.85 \text{V} \text{ , Enable pin is tied to } V_{\text{IN}}. \end{array}$










30039342



30039328

www.national.com

Application Information

EXTERNAL CAPACITORS

In common with most regulators, the LP8900 requires external capacitors for regulator stability. The LP8900 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

INPUT CAPACITOR

An input capacitor is required for stability. It is recommended that a 1.0μ F capacitor be connected between the LP8900 input pin and ground (this capacitance value may be increased to 10μ F).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

Important: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance, temperature, and voltage coefficients must be considered when selecting the capacitor to ensure the capacitance will remain \approx 1.0µF over the entire operating temperature range.

OUTPUT CAPACITOR

Correct selection of the output capacitor is critical to ensure stable operation in the intended application.

The output capacitor must meet all the requirements specified in the recommended capacitor table over all conditions in the application. These conditions include DC bias, frequency and temperature. Unstable operation will result if the capacitance drops below the minimum specified value.

The LP8900 is designed specifically to work with very small ceramic output capacitors. A 1.0μ F ceramic capacitor (dielectric type X7R or X5R) with an ESR between $5m\Omega$ to $500m\Omega$, is suitable in the LP8900 application circuit.

Other ceramic types such as Y5V and Z5U are less suitable owing to their inferior temperature characteristics. (See section on Capacitor Characteristics).

It is also recommended that the output capacitor is placed within 1cm of the output pin and returned to a clean, low impedance, ground connection.

It is possible to use tantalum or film capacitors at the device output, V_{OUT} , but these are not as attractive for reasons of size and cost (see the section Capacitor Characteristics).

NO-LOAD STABILITY

The LP8900 will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

CAPACITOR CHARACTERISTICS

The LP8900 is designed to work with ceramic capacitors on the input and outputs to take advantage of the benefits they offer. For capacitance values around 1.0μ F, ceramic capacitors give the circuit designer the best design options in terms of low cost and minimal area.

For both input and output capacitors, careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly dependant on the conditions of operation and capacitor type.

In particular, to ensure stability, the output capacitor selection should take account of all the capacitor parameters, to ensure that the specification is met within the application. Capacitance value can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependant on the particular case size with smaller sizes giving poorer performance figures in general.




FIGURE 1. Effect of DC bias on Capacitance Value.

As an example Figure 1 shows a typical graph showing a comparison of capacitor case sizes in a Capacitance vs. DC Bias plot. As shown in the graph, as a result of the DC Bias condition, the capacitance value may drop below the minimum capacitance value given in the recommended capacitor table. Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions as some capacitor sizes (e.g. 0402) may not be suitable in the actual application. Ceramic capacitors have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 4.7µF ceramic capacitor is in the range of $20m\Omega$ to $40m\Omega$, which easily meets the ESR requirement for stability for the LP8900. The temperature performance of ceramic capacitors varies by type. Capacitor type X7R is specified with a tolerance of ±15% over the temperature range -55°C to +125°C. The X5R has a similar tolerance over the reduced temperature range of -55° C to +85°C. Some large value ceramic capacitors (4.7µF) are manufactured with Z5U or Y5V temperature characteristics, which can result in the capacitance dropping by more than 50% as the temperature varies from 25°C to 85°C. Therefore X7R or X5R types are recommended in applications where the temperature will change significantly above or below 25° C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1 μ F to 4.7 μ F range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

ENABLE CONTROL

The LP8900 may be switched ON or OFF by a logic input at the ENABLE pin.A high voltage at this pin will turn the device on. When the enable pin is low, the regulator output is off and the device typically consumes 3nA. However if the application does not require the shutdown feature, the V_{EN} pin can be tied to V_{IN} to keep the regulator permanantly on. To ensure fast start-up is achieved, V_{EN} should be driven separately.

A 3M Ω pulldown resister ties the V_{EN} input to ground, this ensures that the device will remain off when the enable pin is left open circuit. To ensure proper operation, the signal source used to drive the V_{EN} input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V_{IL} and V_{IH}.

micro SMD MOUNTING


The micro SMD package requires specific mounting techniques which are detailed in the National Semiconductor Application Note (AN-1112). Referring to the section *Surface Mount Technology (SMT)* Assenbly Considerations, it should be noted that the pad style which must be used with the 6 pin package is NSMD (non-solder mask defined) type.


For best results during assembly, alignment ordinals on the PCB may be used to facilitate placement of the micro SMD device.

micro SMD LIGHT SENSITIVITY

Exposing the micro SMD device to direct sunlight may cause mis-operation of the device. Light sources such as halogen lamps can affect the electrical performance if brought near to the device.

The wavelengths which have most detrimental effect are reds and infra-reds, which means that fluorescent lighting, used inside most buildings will have little effect on performance.





www.national.com

Notes

LP8900

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench		
Audio	www.national.com/audio	App Notes	www.national.com/appnotes		
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns		
Data Converters	www.national.com/adc	Samples	www.national.com/samples		
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards		
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging		
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green		
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts		
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality		
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback		
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy		
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions		
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero		
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic		
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com