S-816 Series

EXTERNAL TRANSISTOR TYPE CMOS VOLTAGE REGULATOR

The S-816 Series consists of external transistor type positive voltage regulators, which have been developed using the CMOS process. These voltage regulators incorporate an overcurrent protection, and shutdown circuit. A low drop-out type regulator with an output current ranging from several hundreds of mA to 1 A can be configured with the PNP transistor driven by this IC.

Despite the features of the S-816, which is low current consumption, the improvement in its transient response characteristics of the IC with a newly deviced phase compensation circuit made it possible to employ the products of the S-816 Series even in applications where heavy input variation or load variation is experienced. The S-816 Series regulators serve as ideal power supply units for portable devices when coupled with the SOT-23-5 minipackage, providing numerous outstanding features, including low current consumption. Since this series can accommodate an input voltage of up to 16 V, it is also suitable when operating via an AC adapter.

Features

(1) Low current consumption

Operation mode:
Shutdown mode:
1 μA max.

(2) Input voltage range:

16 V max.
16 V max.
2.0%

(4) Output voltage range:

2.0%
2.0%

(5) With shutdown curcuit.
(6) A built-in current source (10 μA) eliminates the need of a base-emitter resistance.

(7) With overcurrent (base current) protection function.

(8) Lead-free, Sn 100%, halogen-free*1

*1. Refer to "■ Product Name Structure" for details.

Applications

• Power supplies for on-board such as battery devices for portable telephones, electronic notebooks, PDAs.

• Constant voltage power supplies for cameras, video equipment and portable communications equipment.

- Power Supplies for CPUs.
- Post-Regulators for Switching Regulators.
- Main Regulators in Multiple-Power Supply Systems.

Package

• SOT-23-5




www.sii-ic.com

SII

© Seiko Instruments Inc., 1996-2010

Rev.6.0 00

Block Diagram




- **Remark 1.** To ensure you power cutoff of the external transistor when the device is powered down, the EXT output is pulled up to V_{IN} by a pull-up resistance (approx. 0.5 M Ω) inside the IC.
 - $\label{eq:2.1} \textbf{ The diode inside the IC is a parasitic diode.}$

Figure 1

Product Name Structure

1. Product Name



***1.** Refer to the tape specifications.

2. Package

Package Name	Drawing Code				
Package Name	Package	Таре	Reel		
SOT-23-5	MP005-A-P-SD	MP005-A-C-SD	MP005-A-R-SD		

3. Product Name List

Table 1					
Output Voltage (V)	Product Name		Output Voltage (V)	Product Name	
2.5 V±2.0%	S-816A25AMC-BAAT2x		4.3 V±2.0%	S-816A43AMC-BAST2x	
2.6 V±2.0%	S-816A26AMC-BABT2x		4.4 V±2.0%	S-816A44AMC-BATT2x	
2.7 V±2.0%	S-816A27AMC-BACT2x		4.5 V±2.0%	S-816A45AMC-BAUT2x	
2.8 V±2.0%	S-816A28AMC-BADT2x		4.6 V±2.0%	S-816A46AMC-BAVT2x	
2.9 V±2.0%	S-816A29AMC-BAET2x		4.7 V±2.0%	S-816A47AMC-BAWT2x	
3.0 V±2.0%	S-816A30AMC-BAFT2x		4.8 V±2.0%	S-816A48AMC-BAXT2x	
3.1 V±2.0%	S-816A31AMC-BAGT2x		4.9 V±2.0%	S-816A49AMC-BAYT2x	
3.2 V±2.0%	S-816A32AMC-BAHT2x		5.0 V±2.0%	S-816A50AMC-BAZT2x	
3.3 V±2.0%	S-816A33AMC-BAIT2x		5.1 V±2.0%	S-816A51AMC-BBAT2x	
3.4 V±2.0%	S-816A34AMC-BAJT2x		5.2 V±2.0%	S-816A52AMC-BBBT2x	
3.5 V±2.0%	S-816A35AMC-BAKT2x		5.3 V±2.0%	S-816A53AMC-BBCT2x	
3.6 V±2.0%	S-816A36AMC-BALT2x		5.4 V±2.0%	S-816A54AMC-BBDT2x	
3.7 V±2.0%	S-816A37AMC-BAMT2x		5.5 V±2.0%	S-816A55AMC-BBET2x	
3.8 V±2.0%	S-816A38AMC-BANT2x		5.6 V±2.0%	S-816A56AMC-BBFT2x	
3.9 V±2.0%	S-816A39AMC-BAOT2x		5.7 V±2.0%	S-816A57AMC-BBGT2x	
4.0 V±2.0%	S-816A40AMC-BAPT2x		5.8 V±2.0%	S-816A58AMC-BBHT2x	
4.1 V±2.0%	S-816A41AMC-BAQT2x		5.9 V±2.0%	S-816A59AMC-BBIT2x	
4.2 V±2.0%	S-816A42AMC-BART2x		6.0 V±2.0%	S-816A60AMC-BBJT2x	

Remark 1. x: G or U

2. Please select products of environmental code = U for Sn 100%, halogen-free products.

Pin Configuration

SOT-23-5 Top view




Table 2				
Pin No.	Symbol	Description		
1	EXT	Output Pin for Base-Current Control		
2	VSS	GND Pin		
3	ON/OFF	Shutdown Pin ("H" active)		
4	VIN	IC Power Supply Pin		
5	VOUT	Output Voltage Monitoring Pin		

Figure 2

Absolute Maximum Ratings

Table 3				
(Ta=25°C unless otherwise specified)				
Item	Symbol	Absolute Maximum Ratings	Unit	
VIN Pin Voltage	V _{IN}	V_{SS} –0.3 to V_{SS} +18	V	
VOUT Pin Voltage	V _{OUT}	V_{SS} –0.3 to V_{SS} +18	V	
ON/OFF Pin Voltage	$V_{ON/OFF}$	V_{SS} –0.3 to V_{SS} +18	V	
EXT Pin Voltage	V _{EXT}	V_{SS} –0.3 to V_{IN} +0.3	V	
EXT Pin Current	I _{EXT}	50	mA	
Power Dissipation	PD	250 (When not mounted on board)	mW	
		600 ^{*1}	mW	
Operating Ambient Temperature	T _{opr}	-40 to +85	°C	
Storage Temperature	T _{stg}	-40 to +125	°C	

*1. When mounted on board

[Mounted on board]

(1) Board size : 114.3 mm \times 76.2 mm \times t1.6 mm

(2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

(1) When mounted on board

(2) When not mounted on board




Figure 3 Power Dissipation of Package

EXTERNAL TRANSISTOR TYPE CMOS VOLTAGE REGULATOR S-816 Series

Rev.6.0_00

Electrical Characteristics

Table 4


	•		(Ta=25	5°C unles	ss otherv	vise spe	ecified)
Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Test circuit
Input Voltage	V _{IN}				16	V	1
Output Voltage	V _{OUT}	V _{IN} =V _{OUT} +1 V, I _{OUT} =50 mA, V _{ON/OFF} ="H"	V _{OUT} ×0.98	V _{OUT}	V _{OUT} ×1.02	V	1
Maximum Output Current (PNP Output) *1		_		1		А	1
Drop-Out Voltage *1	ΔV_{drop}	I _{OUT} =100 mA	—	100	_	mV	1
Load Regulation (PNP Output) *1	ΔV_{OUT}	$V_{IN} = V_{OUT} + 1 V$, 1 mA < $I_{OUT} < 1 A$			60	mV	1
Line Regulation (PNP Output) *1	$\frac{\Delta V_{\text{OUT}}}{V_{\text{OUT}} \bullet \Delta V_{\text{IN}}}$	I_{OUT} =50 mA, V_{OUT} +1 V < V_{IN} < 16 V	-0.15	0.01	0.15	%/V	1
Output Voltage Temperature Coefficient	$\frac{\Delta V_{OUT}}{\Delta Ta}$	V _{IN} =V _{OUT} +1 V, I _{OUT} =50 mA, V _{ON/OFF} ="H", Ta=–40 to 85°C	_	±0.15	_	mV/°C	1
Current Consumption during Operation	I _{SS}	$V_{IN} = V_{OUT} + 1 V, V_{ON/OFF} = "H"$	_	30	40	μΑ	1
Current Consumption during Shutdown	I _{STB}	V _{IN} =16 V, V _{ON/OFF} ="L"			1	μΑ	1
EXT Output Source Constant Current	I _{SRC}	$V_{IN} = V_{OUT} + 1 V, V_{ON/OFF} = "H",$ $V_{EXT} = V_{OUT}, V_{OUT} = V_{OUT} \times 0.95$	_	-10		μA	2
EXT Output Pull-Up Resistance	R _{UP}	V _{IN} =16 V, V _{ON/OFF} ="L"	0.25	0.50	1.00	MΩ	2
EXT Output Sink Current	I _{SINK}	$V_{IN} = V_{OUT} + 1 V, V_{ON/OFF} = "H", V_{OUT} = V_{OUT} \times 0.95$		10		mA	2
Leakage Current during EXT Output Off	I _{OFF}	$V_{IN} = V_{EXT} = V_{OUT} + 1 V, V_{OUT} = 0 V,$ $V_{ON/OFF} = "L"$	—	—	0.1	μA	2
EXT Output Sink Overcurrent Set Value	I _{MAX}	$V_{IN} = V_{EXT} = 7 V, V_{ON/OFF} = "H", V_{OUT} = V_{OUT} \times 0.95$	12	16	20	mA	2
Shutdown Pin Input Voltage	V _{SH}	V _{IN} =V _{OUT} +1 V, V _{OUT} =0 V, Check V _{EXT} ="L"	2.4			V	3
	V _{SL}	$V_{IN} = V_{OUT} + 1 V, V_{OUT} = 0 V,$ Check $V_{EXT} = "H"$			0.3		
Shutdown Pin Input Current	I _{SH}	V _{ON/OFF} =V _{OUT} +1 V			0.1	μΑ	2
	I _{SL}	$V_{ON/OFF} = 0 V$			-0.1		


*1. The characteristics vary with the associated external components.

The characteristics given above are those obtained when the IC is combined with a Toshiba Corporation 2SA1213-Y for the PNP transistor and a 10 μ F tantalum capacitor for the output capacitor (C_L).


Test Circuits

Rev.6.0_00










Operation

1. Basic Operation

Figure 7 shows a block diagram of the S-816 Series.

The device compares the voltage which is obtained from dividing output voltage V_{OUT} by feedback resistances R_A and R_B with reference voltage V_{REF} through the error amplifier, output of which controls the sink driver. By regulating the base current of the external PNP transistor, the IC maintains a constant output voltage that is not susceptible to an input voltage variation or temperature variation.



2. Internal Circuits

2.1. Shutdown Pin (ON/OFF Pin)

This pin activates and deactivates the regulating operation.

When the shutdown pin is set to "L", the V_{IN} voltage appears through the EXT pin, prodding the external PNP transistor to off. All the internal circuits stop working, and substantial savings in current consumption are achieved accordingly. In this condition, the EXT pin is pulled up to V_{IN} by a pull-up resistance (approx. 0.5 M Ω) inside the IC in order to ensure you power cut off of the external PNP transistor. The shutdown pin is configured as shown in **Figure 8**. Since neither pull-up or pull-down is performed internally, please avoid using the pin in a floating state. Also, be sure to refrain from applying a voltage of 0.3 V to 2.4 V to this pin lest the current consumption increase. When this shutdown pin is not used, leave it coupled to the VIN pin.

Table 5				VIN ∱
Shutdown Pin	Internal Circuit	EXT Pin Voltage	VOUT Pin Voltage	
"H"	Activated	$V_{IN} - V_{BE}$	Set value	
"L"	Deactivated	V _{IN}	Hi-Z	↓ └┤बि
				↓ ↓ vss



2.2. Overcurrent Protection Circuit

The overcurrent protection function of the S-816 Series monitors the EXT pin sink current (base current of the external PNP transistor) with an overcurrent protection circuit incorporated in the IC, and limits that current (EXT pin sink current).

As the load current increases, the EXT pin sink current (base current of the external PNP transistor) also grows larger to maintain the output voltage. The overcurrent protection circuit clamps and limits the EXT pin sink current to the EXT output sink overcurrent set value (I_{MAX}) in order to prevent it from increasing beyond that value.

The load current at which the overcurrent protection function works is represented by the following equation:

 $I_{OUT_MAX} = I_{MAX} \times h_{FE}$

In this case, h_{FE} is the DC amplification factor of the external PNP transistor.

 I_{OUT_MAX} represents the maximum output current of this regulator. If it is attempted to obtain a higher load current, the output voltage will fall.

Note that within the overcurrent protection function of this IC, the external PNP transistor may not be able to be protected from collector overcurrents produced by an EXT-GND short-circuiting or other phenomenon occurring outside the IC. To protect the external PNP transistor from such collector overcurrents, it will be necessary to choose a transistor with a larger power dissipation than I_{OUT_MAX} × V_{IN}, or to add an external overcurrent protection circuit. With regard to this external overcurrent protection circuit, refer to "Overcurrent Protection Circuit" in "■ Application Circuits".

2.3. Phase Compensation Circuit

The S-816 Series performs phase compensation with a phase compensation circuit, incorporated in the IC, and the ESR (Equivalent Series Resistance) of an output capacitor, to secure stable operation even in the presence of output load variation. A uniquely devised phase compensation circuit has resulted in improved transient response characteristics of the IC, while preserving the same feature of low current consumption. This feature allows the IC to be used in applications where the input variation or load variation is heavy.

Because the S-816 Series is designed to perform the phase compensation, utilizing the ESR of an output capacitor, such output capacitor (C_L) should always be placed between VOUT and VSS. Since each capacitor to be employed has an optimum range of their own characteristics, be sure to choose components for the IC with your all attention. For details, refer to "**Selection of Associated External Components**".

Selection of Associated External Components

1. External PNP Transistor

Select an external transistor according to the conditions of input voltage, output voltage, and output current. A low-saturation voltage PNP transistor with "hFE" ranging from 100 to 300 will be suitable for this IC.

The parameters for selection of the external PNP transistor include the maximum collector-base voltage. the maximum collector-emitter voltage, the DC amplification factor (h_{FE}), the maximum collector current and the collector dissipation.

The maximum collector-base voltage and the maximum collector-emitter voltage are determined by the input voltage range in each specific application to be employed. You may select a transistor with an input voltage at least several volts higher than the expected maximum input voltage.

The DC amplification factor (h_{FE}) affects the maximum output current that can be supplied to the load. With an internal overcurrent protection circuit of this IC, the base current is clamped, and will not exceed the overcurrent set value (I_{MAX}). Select a transistor which is capable of delivering the required maximum output current to the intended application, with hfe and maximum collector current. (Refer to

" Overcurrent Protection Circuit")

Likewise, select a transistor, based on the maximum output current and the difference between the input and output voltages, with due attention to the collector dissipation.


2. Output Capacitor (C_L)

The S-816 Series performs phase compensation by an internal phase compensation circuit of IC, and the ESR (Equivalent Series Resistance) of an output capacitor for to secure stable operation even in the presence of output load variation. Therefore, always place a capacitor (C_1) of 4.7 μ F or more between VOUT and VSS.

For stable operation of the S-816 Series, it is essential to employ a capacitor with an ESR having optimum range. Whether an ESR is larger or smaller than that optimum range (approximately 0.1 Ω to 5Ω), this could produce an unstable output, and cause a possibility of oscillations. For this reason, a tantalum electrolytic capacitor is recommended.

When a ceramic capacitor or an OS capacitor having a low ESR is selected, it will be necessary to connect an additional resistance that serves for the ESR in series with the output capacitor, as illustrated in **Figure 9**. The resistance value that needs to be added will be from 0.1 Ω to 5 Ω , but this value may vary depends on the service conditions, and should be defined through careful evaluation in advance. In general, our recommendation is 0.3 Ω or so.

An aluminum electrolytic capacitor tends to produce oscillations as its ESR increases at a low temperature. Beware of this case. When this type of capacitor is employed, make thorough evaluation of it, including its temperature characteristics.



Caution The above connection diagram and constant will not guarantee successful operation. Perform through evaluation using the actual application to set the constant.

EXTERNAL TRANSISTOR TYPE CMOS VOLTAGE REGULATOR S-816 Series

Standard Circuit

Rev.6.0_00




Figure IV

Caution The above connection diagram does not guarantee correct operation. Perform sufficient evaluation using the actual application to set the constant.

Precautions

- The overcurrent protection function of this IC detects and limits the sink current at the EXT pin inside the IC. Therefore, it does not work on collector overcurrents which are caused by an EXT-GND shortcircuiting or other phenomenon outside the IC. To protect the external PNP transistor from collector overcurrents perfectly, it is necessary to provide another external overcurrent protection circuit.
- This IC performs phase compensation by using an internal phase compensator circuit and the ESR of an output capacitor. Therefore, always place a capacitor of 4.7 μF or more between VOUT and VSS. A tantalum type capacitor is recommended for this purpose. Moreover, to secure stable operation of the S-816 Series, it will be necessary to employ a capacitor having an ESR (Equivalent Series Resistance) covered in a certain optimum range (0.1 Ω to 5 Ω). Whether an ESR is larger or smaller than that optimum range, this could result in an unstable output, and cause a possibility of oscillations. Select a capacitor through careful evaluation made according to the actual service conditions.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Make sure that the power dissipation inside the IC due to the EXT output sink current (especially at a high temperature) will not surpass the power dissipation of the package.
- SII claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

Application Circuits

1. Overcurrent Protection Circuit

Figure 11 shows a sample of overcurrent protection implemented with an external circuit connected. The internal overcurrent protection function of the S-816 Series is designed to detect the sink current (base current of the PNP transistor) at the EXT pin, therefore it may not be able to protect the external PNP transistor from collector overcurrents caused by an EXT-GND short-circuiting or other phenomenon occurring outside the IC.

This sample circuit activates the regulator intermittently against collector overcurrents, thereby suppressing the heat generation of the external PNP transistor.

The duty of the on-time and off-time of the intermittent operation can be regulated through an external component.




Figure 11

Caution The above connection diagram and constant will not guarantee successful operation. Perform through evaluation using the actual application to set the constant.




Figure 12 Output Current Waveforms during Intermittent Operation Prompted by Load Short-Circuiting

The detection of the overcurrent is done by the sense resistance (R_s) and the PNP transistor (Tr1). When Tr1 comes on, triggered by a voltage drop of R_s , the NPN transistor (Tr2) also comes on, according to the time constants of the capacitor (C_2) and resistance (R_2). This causes the shutdown pin to turn to the "L" level, and the regulating operation to stop, and interrupting the current to the load. When the load current is cut off, the voltage drop of R_s stops. This makes Tr1 off again, and also makes

When the load current is cut off, the voltage drop of R_s stops. This makes 1r1 off again, and also makes the NPN transistor (Tr2) off.

In this condition, the shutdown pin returns to the "H" level, according to the time constants of the capacitor (C_1) and resistance (R_1). This delay time in which shutdown pin returns to the "H" level from the "L" level is the time in which the load current remains cut off.

If an overcurrent flows again after the shutdown pin has assumed the "H" level following the delay time and the regulating operation has been restarted, the circuit will again suspend the regulating operation and resume the intermittent operation. This intermittent operation will be continued till the overcurrentt is eliminated, and once theovercurrent disappears, the normal operation will be restored. The overcurrent detection value (I_{OUT MAX}) is represented by the following equation:

 $I_{OUT_MAX} = |V_{BE1}| / R_S$

In this case, R_s denotes the resistance value of the sense resistance, and V_{BE1} denotes the base-emitter saturation voltage of Tr1.

For the PNP transistor (Tr1) and the NPN transistor (Tr2), try to select those of small-signal type that offer a sufficient withstand voltage against the input voltage (V_{IN}).

The on-time (t_{ON}) and the off-time (t_{OFF}) of the intermittent operation are broadly expressed by the following equations:

$$\begin{split} t_{ON} &= -1 \, \times \, C_2 \, \times \, R_2 \, \times \, L_N \, \left(\, 1 - \left(\, V_{BE2} \, \times \, \left(\, 1 + R_2 \, / \, R_3 \, \right) \, \right) \, / \, \left(\, V_{IN} - V_{BE1} \, \right) \, \right) \\ t_{OFF} &= -1 \, \times \, C_1 \, \times \, R_1 \, \times \, L_N \, \left(\, 1 - V_{SH} \, / \, V_{IN} \, \right) \end{split}$$


In this case, V_{BE2} denotes the base-emitter saturation voltage of Tr2, V_{IN} denotes the input voltage, and V_{SH} denotes the inversion voltage ("L" \rightarrow "H") of the shutdown pin.

Set the on-time value that does not cause the overcurrent protection to be activated by a rush current to the load capacitor. Then, compute the ratio between the on-time and the off-time from the maximum input voltage of the appropriate application and the power dissipation of the external PNP transistor, and decide the off-time with reference to the on-time established earlier.

Take the equation above as a rough guide, because the actual on-time (t_{ON}) and off-time (t_{OFF}) should be defined and checked using the utilizing components.

2. External Adjustment of Output Voltage

The S-816 Series allows you to adjust the output voltage or to set its value over the output voltage range (6 V) of the products of this series, when external resistances R_A , R_B and capacitor C_C are added, as illustrated in **Figure 13**. Moreover, a temperature gradient can be obtained by inserting a thermistor or other element in series with external resistances R_A and R_B .



Seiko Instruments Inc.

The S-816 Series has an internal impedance resulting from R_1 and R_2 between the VOUT and the VSS pin, as shown in **Figure 13**. Therefore, the influence of the internal resistances (R_1 , R_2) of the IC has to be taken into consideration in defining the output voltage (OUT).

The output voltage (OUT) is expressed by the following equation:

 $OUT = V_{OUT} + V_{OUT} \times R_A \div (R_B //^{*1} R_I)$

***1.** "//" denotes a combined resistance in parallel.

In this case, V_{OUT} is the output voltage value of the S-816 Series, R_A and R_B is the resistance values of the external resistances, and R_I is the resistance value (R_1+R_2) of the internal resistances in the IC.

The accuracy of the output voltage (OUT) is determined by the absolute accuracy of external connecting resistances R_A and R_B , the output voltage accuracy ($V_{OUT} \pm 2.0\%$) of the S-816 Series, and deviations in the absolute value of the internal resistance (R_I) in the IC.

The maximum value (OUTmax) and the minimum value (OUTmin) of the output voltage (OUT), including deviations, are expressed by the following equations:

 $\begin{array}{l} OUTmax = V_{OUT} \times 1.02 + V_{OUT} \times 1.02 \times R_{Amax} \div (\ R_{Bmin} \ / / \ R_{Imin} \) \\ OUTmin = V_{OUT} \times 0.98 + V_{OUT} \times 0.98 \times R_{Amin} \div (\ R_{Bmax} \ / / \ R_{Imax} \) \end{array}$

Where R_{Amax} , R_{Amin} , R_{Bmax} and R_{Bmin} denote the maximum and minimum of the absolute accuracy of external resistances R_A and R_B , and R_{Imax} and R_{Imin} denote the maximum and minimum deviations of the absolute value of the internal resistance (R_I) in the IC, respectively.

The deviations in the absolute value of internal resistance (R_i) in the IC vary with the output voltage set value of the S-816 Series, and are broadly classified as follows:

- Output voltage (V_{OUT}) ~~2.5 V to 2.7 V $\,\Rightarrow\,$ 3.29 M Ω to 21.78 M Ω
- Output voltage (V_{OUT}) 2.8 V to 3.1 V \Rightarrow 3.29 M Ω to 20.06 M Ω
- Output voltage (V_{OUT}) 3.2 V to 3.7 V \Rightarrow 2.23 M Ω to 18.33 M Ω
- Output voltage (V_{OUT}) 3.8 V to 5.1 V \Rightarrow 2.23 M Ω to 16.61 M Ω
- Output voltage (V_{OUT}) ~~5.2 V to 6.0 V $\,\Rightarrow\,$ 2.25 M Ω to 14.18 M Ω

If a value of R_I given by the equation shown below is taken in calculating the output voltage (OUT), a median voltage deviation of the output voltage (OUT) will be obtained.

 $R_1 = 2 \div (1 \div (Maximum value of internal resistance of IC) + 1 \div (Minimum value of internal resistance of IC))$

The closer the output voltage (OUT) and the output voltage set value (V_{OUT}) of the IC are brought to each other, the more the accuracy of the output voltage (OUT) remains immune to deviations in the absolute accuracy of external resistances (R_A , R_B) and the absolute value of the internal resistance (R_I) of the IC. In particular, to suppress the influence of deviations in the internal resistance (R_I), the resistance values of external resistances (R_A , R_B) need to be limited to a much smaller value than that of the internal resistance (R_I). However, since reactive current flows through the external resistances (R_A , R_B), there is a tradeoff between the accuracy of the output voltage (OUT) and the reactive current. This should be taken into consideration, according to the requirements of the intended application. Note that when larger value (more than 1 M Ω) is taken for the external resistances (R_A , R_B), IC is vulnerable to external noise. Check the influence of this value well with the actual application. Furthermore, add a capacitor C_C in parallel to the external resistance R_A in order to avoid output


oscillations and other types of instability. (Refer to Figure 13)

Make sure that the capacitance value of C_C is larger than the value given by the following equation:

 $C_{C}[F] \geq 1$ ÷ ($2 \times \pi \times R_{A}[\Omega] \times 6000$)


Caution The above connection diagram and constant will not guarantee successful operation. Perform through evaluation using the actual application to set the constant.


Typical Characteristics



1. Input Voltage (VIN) - Output Voltage (VOUT) Characteristics









3. Temperature (Ta) - Output Voltage (V_{OUT}) Characteristics




V_{IN}-I_{SS} S-816A30AMC (V_{ONOFF}="H") 50



5. Input Voltage (VIN) - EXT Output Sink Overcurrent Set Value (IMAX) Characteristics







6. Input Voltage (V_{IN}) - Shutdown Pin Input Voltage (V_{SH} , V_{SL}) Characteristics

Transient Response Characteristics (Typical Data)


1. Input Transient Response Characteristics (Power-on $V_{IN}=0$ V \rightarrow $V_{OUT}+1$ V, $I_{OUT}=0$ A, $C_L=10 \mu$ F)



2. Input Transient Response Characteristics (Supply voltage variation V_{IN}=V_{OUT}+1 V ↔ V_{OUT}+2 V, C_L=10 μF)





S-816A30AMC (I_{OUT} = 10 mA)





3. Load Transient Response Characteristics (Power-on $I_{OUT}=1 \text{ mA} \leftrightarrow 100 \text{ mA}, C_L=10 \mu F$)


4. Shutdown Pin Transient Response Characteristics ($V_{ON/OFF}=0$ V \rightarrow V_{IN}, $I_{OUT}=0$ A, $C_L=10$ μ F)













No. MP005-A-P-SD-1.2

TITLE	SOT235-A-PKG Dimensions	
No.	MP005-A-P-SD-1.2	
SCALE		
UNIT	mm	
Seiko Instruments Inc.		







- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.