

5-V Low Drop Voltage Regulator

TLE 4262





Features


- Output voltage tolerance ≤ ±2%
- 200 mA output capability
- Low-drop voltage
- Very low standby current consumption
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Adjustable reset threshold
- Wide temperature range
- Suitable for use in automotive electronics
- Green Product (RoHS compliant)
- AEC Qualified


Functional Description

TLE 4262 GM is a 5-V low-drop voltage regulator in a PG-DSO-14 or PG-DSO-20 SMD package. The maximum input voltage is 45 V. The maximum output current is more than 200 mA. The IC is short-circuit proof

and includes a temperature protection which turns off the IC at overtemperature.

The IC regulates an input voltage $V_{\rm I}$ in the range of 6 V < $V_{\rm I}$ < 45 V to $V_{\rm Q,nom}$ = 5.0 V. A reset signal is generated for an output voltage of $V_{\rm Q,rt}$ < 4.5 V. This voltage threshold can be decreased to 3.5 V by external connection of a voltage divider. The reset delay can be set externally with a capacitor. The IC can be switched off via the inhibit input, which reduces the current consumption from 900 μ A to typical 0 μ A.





Туре	Package
TLE 4262 GM	PG-DSO-14-30
TLE 4262 G	PG-DSO-20-35



Dimensioning Information on External Components

The input capacitor $C_{\rm I}$ is necessary for compensation of line influences. Using a resistor of approx. 1 Ω in series with $C_{\rm I}$, the oscillating circuit consisting of input inductivity and input capacitance can be damped. The output capacitor is necessary for the stability of the regulating circuit. Stability is guaranteed at values \geq 22 μ F and an ESR of \leq 3 Ω within the operating temperature range. For small tolerances of the reset delay, the spread of the capacitance of the dalay capacitor and its temperature coefficient should be noted.




Figure 1 Pin Configuration (top view)



Table 1 Pin Definitions and Functions

Pin PG-DSO-14- 30	Pin PG-DSO-20- 35	Symbol	Function
1	2	RO	Reset output; open-collector output internally connected to the output via a resistor of 30 k Ω .
2, 8	3, 8, 12, 13, 18, 19	N.C.	Not connected
3 - 5, 10 - 12	4 - 7, 14 - 17	GND	Ground
6	9	D	Reset delay; connect capacitor to GND for setting delay time
7	10	RADJ	Reset threshold; for setting the switching threshold connect by a voltage divider from output to ground. If this input is connected to GND, reset is triggered at an output voltage of 4.5 V.
9	11	Q	5-V output voltage; block to ground by capacitor with $C \ge 22$ μF, ESR ≤ 3 Ω at 10 kHz.
13	20	I	Input voltage; block to ground directly at the IC by a ceramic capacitor.
14	1	INH	Inhibit; TTL-compatible, low-active input



Circuit Description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturation of the power element. If the externally scaled down output voltage at the reset threshold input drops below 1.35 V, the external reset delay capacitor is discharged by the reset generator. If the voltage on the capacitor reaches the lower threshold $V_{\rm DRL}$, a reset signal is issued on the reset output and not cancelled again until the upper threshold $V_{\rm DU}$ is exceeded. If the reset threshold input is connected to GND, reset is triggered at an output voltage of 4.5 V. The IC can be switched at the TTL-compatible, low-active inhibit input. It also includes a number of internal circuits for protection against:

- Overload
- Overtemperature
- Reverse polarity




Figure 2 Block Diagram



 Table 2
 Absolute Maximum Ratings

Parameter	Symbol	Limi	t Values	Unit	Remarks
		Min.	Max.		
Input I	•	1	1		
Input voltage	V_{I}	-42	45	V	_
Input current	I_{I}	_	_	_	internally limited
Reset Output RO					
Voltage	V_{RO}	-0.3	42	V	_
Current	I_{RO}	_	_	_	internally limited
Reset Input RADJ					
Voltage	V_{RADJ}	-0.3	6	V	_
Reset Delay D		1	1	•	
Voltage	V_{D}	-0.3	42	V	_
Current	I_{D}	_	_	-	internally limited
Output Q					
Voltage	V_{Q}	-5.25	V_{l}	V	_
Current	I_{Q}	_	_	_	internally limited
Inhibit INH					
Voltage	V_{INH}	-42	45	V	_
Ground GND	<u> </u>		<u> </u>		
Current	I_{GND}	-0.5	_	Α	_
Temperature	•		•	•	
Junction temperature	$T_{\rm j}$	_	150	°C	_
Storage temperature	T_{stg}	-50	150	°C	_
Operating Range					
Input voltage	V_{I}	5.2	45	V	1)
Junction temperature	T_{j}	-40	150	°C	_
Thermal resistance					
junction-ambient	$R_{\text{thj-a}}$	_	112	K/W	2)
junction-case	R_{thj-p}	-	32	K/W	3)

¹⁾ Corresponds with characteristics of drop voltage, output current and power description (see diagrams).

²⁾ Package mounted on PCB $80 \times 80 \times 1.5 \text{ mm}^3$; 35μ Cu; 5μ Sn; Footprint only; zero airflow.

³⁾ Measured to pin 4.



 Table 3
 Characteristics

 $V_{\rm I}$ = 13.5 V; $T_{\rm j}$ = 25 °C; $V_{\rm INH}$ > 3.5 V; (unless specified otherwise)

Parameter	Symbol	Limit Values			Unit	Test Condition	
		Min.	Тур.	Max.	=		
Normal Operation	1	1		II.			
Output voltage	V_{Q}	4.90	5.00	5.10	V	5 mA $\leq I_{\rm Q} \leq$ 150 mA; 6 V $\leq V_{\rm I} \leq$ 28 V; -40 °C $\leq T_{\rm J} \leq$ 125 °C	
Output voltage	V_{Q}	4.90	5.00	5.10	V	6 V $\leq V_{\rm I} \leq$ 32 V; $I_{\rm Q} =$ 100 mA $T_{\rm j} =$ 100 °C	
Output current limiting	I_{Q}	200	250	_	mA	_	
Current consumption; $I_{q} = I_{i} - I_{Q}$	I_{q} I_{q} I_{q} I_{q}	- - -	0 0.9 10 15	50 1.3 18 23	μΑ mA mA mA	$V_{\text{INH}} = 0 \text{ V}$ $I_{\text{Q}} = 0 \text{ mA}$ $I_{\text{Q}} = 150 \text{ mA}$ $I_{\text{Q}} = 150 \text{ mA}$; $V_{\text{i}} = 4.5 \text{ V}$	
Drop voltage	V_{DR}	_	0.35	0.50	V	$I_{\rm Q}$ = 150 mA ¹⁾	
Load regulation	$\Delta V_{ m Q,lo}$	_	_	25	mV	$I_{\rm Q}$ = 5 mA to 150 mA	
Line regulation	$\Delta V_{Q,li}$	_	3	25	mV	$V_{\rm I}$ = 6 V to 28 V; $I_{\rm Q}$ = 150 mA	
Power Supply Ripple Rejection	PSRR	_	54	_	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 Vpp	
Reset Generator		•	•	•	•		
Switching threshold	$V_{Q,rt}$	4.5	4.65	4.8	V	$V_{RADJ} = 0 \; V$	
Reset adjust threshold	V_{RADJ}	1.26	1.35	1.44	٧	V _Q > 3.5 V	
Saturation voltage	V_{RO}	_	0.10	0.40	٧	$I_{\rm RO}$ = 1 mA	
Saturation voltage	$V_{D,sat}$	_	50	100	mV	$V_{\rm Q} < V_{\rm RT}$	
Charge current	$I_{D,c}$	6	10	15	μΑ	_	
Upper timing threshold	V_{DU}	1.4	1.8	2.2	٧	_	
Lower timing threshold	V_{DRL}	0.20	0.35	0.55	٧	_	
Reset delay time	t_{rd}	_	17	_	ms	$C_{\rm D}$ = 100 nF	
Reset reaction time	t_{rr}	_	1.2	_	μs	$C_{\rm D}$ = 100 nF	



Table 3 Characteristics (cont'd)

 $V_{\rm I}$ = 13.5 V; $T_{\rm j}$ = 25 °C; $V_{\rm INH}$ > 3.5 V; (unless specified otherwise)

Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Тур.	Max.		
Inhibit			•	•	•	
Switch-ON voltage	$V_{INH,ON}$	3.6	_	_	V	IC turned on
Switch-OFF voltage	$V_{INH,OFF}$	_	_	8.0	٧	IC turned off
Input current	I_{INH}	5	10	25	μΑ	$V_{INH} = 5 V$

¹⁾ Drop voltage $V_1 \ge 4.5$ V; drop voltage = $V_1 - V_Q$ (below regulating range)

Note: The reset output is low within the range 1 $V \le V_Q \le V_{Q,rt}$.






Figure 3 Application Circuit




Figure 4 Test Circuit






Figure 5 Time Response

Reset Timing

The power-on reset delay time is defined by the charging time of an external capacitor $C_{\rm D}$ which can be calculated as follows:


$$C_{\rm D} = (\Delta t_{\rm rd} \times I_{\rm D,c})/\Delta V \tag{1}$$

Definitions:

- C_D = delay capacitor
- $\Delta t_{\rm rd}$ = delay time
- $I_{D,c}$ = charge current, typical 10 μ A
- $\Delta V = V_{DU}$, typical 1.8 V
- $V_{\rm DU}$ = upper delay switching threshold at $C_{\rm D}$ for reset delay time




Charge Current versus Temperature




$V_{ m DU}$ and $V_{ m DRL}$ versus Temperature


Upper and Lower Timing Threshold



Reset Switching Threshold versus Temperature




Current Consumption of Inhibit versus Temperature Output Current







Output Voltage versus Temperature




Drop Voltage versus Output Current



Output Current versus Input Voltage




Current Consumption versus Output Current






Current Consumption versus Input Voltage



Output Voltage versus Input Voltage





Package Outlines




Figure 6 PG-DSO-14-30 (Plastic Dual Small Outline)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm






Figure 7 PG-DSO-20-35 (Plastic Dual Small Outline)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm



Revision History

Version	Date	Changes
Rev. 2.8	2008-05-19	Modification according to PCN No. 2008-096: Typo corrected: Current consumption $I_{\rm q}$ specification @ $I_{\rm Q}$ = 150mA on page 6.
Rev. 2.7	2007-03-20	Initial version of RoHS-compliant derivate of TLE 4262 Page 1: AEC certified statement added Page 1 and Page 13 ff: RoHS compliance statement and Green product feature added Page 1 and Page 13 ff: Package changed to RoHS compliant version Legal Disclaimer updated

Edition 2008-05-19

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2008 Infineon Technologies AG

© 2008 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.