

LM2940/LM2940C 1A Low Dropout Regulator

General Description


The LM2940/LM2940C positive voltage regulator features the ability to source 1A of output current with a dropout voltage of typically 0.5V and a maximum of 1V over the entire temperature range. Furthermore, a quiescent current reduction circuit has been included which reduces the ground current when the differential between the input voltage and the output voltage exceeds approximately 3V. The quiescent current with 1A of output current and an input-output differential of 5V is therefore only 30 mA. Higher quiescent currents only exist when the regulator is in the dropout mode ($V_{\text{IN}} - V_{\text{OUT}} \le 3V$). Designed also for vehicular applications, the LM2940/LM2940C and all regulated circuitry are protected from reverse battery installations or 2-battery jumps. During line transients, such as load dump when the input voltage can momentarily exceed the specified maximum operating volt-

age, the regulator will automatically shut down to protect both the internal circuits and the load. The LM2940/LM2940C cannot be harmed by temporary mirror-image insertion. Familiar regulator features such as short circuit and thermal overload protection are also provided.

Features

- Dropout voltage typically 0.5V @I_O = 1A
- Output current in excess of 1A
- Output voltage trimmed before assembly
- Reverse battery protection
- Internal short circuit current limit
- Mirror image insertion protection
- P+ Product Enhancement tested

Typical Application



^{*}Required if regulator is located far from power supply filter.

Ordering Information

Temp			Output	Voltage			Dookogo
Range	5.0	8.0	9.0	10	12	15	Package
0°C	LM2940CT-5.0	_	LM2940CT-9.0	_	LM2940CT-12	LM2940CT-15	TO-220
0 C ≤ T _{.1} ≤	LM2940CS-5.0	_	LM2940CS-9.0	_	LM2940CS-12	LM2940CS-15	
125°C	LM2940CSX		LM2940CSX		LM2940CSX	LM2940CSX	TO-263
120 0	-5.0	_	-9.0	_	-12	-15	
							LLP
	LM2940LD-5.0	LM2940LD-8.0	LM2940LD-9.0	LM2940LD-10	LM2940LD-12	LM2940LD-15	1k Units
							Tape and
-40°C							Reel
≤T _J ≤							LLP
125°C	LM2940LDX	LM2940LDX	LM2940LDX	LM2940LDX	LM2940LDX	LM2940LDX	4.5k
	-5.0	-8.0	-9.0	-10	-12	-15	Units
	-5.0	-0.0	-9.0	-10	-12	-13	Tape and
							Reel
-40°C	LM2940T-5.0	LM2940T-8.0	LM2940T-9.0	LM2940T-10	LM2940T-12	_	TO-220
≤T _J ≤	LM2940S-5.0	LM2940S-8.0	LM2940S-9.0	LM2940S-10	LM2940S-12	_	TO-263
125°C	LM2940SX-5.0	LM2940SX-8.0	LM2940SX-9.0	LM2940SX-10	LM2940SX-12	_	10-263

^{**}C_{OUT} must be at least 22 μF to maintain stability. May be increased without bound to maintain regulation during transients. Locate as close as possible to the regulator. This capacitor must be rated over the same operating temperature range as the regulator and the ESR is critical; see curve.

Temp	Output Voltage										
Range	5.0	8.0	9.0	10	12	15	Package				
-40°C	LM2940IMP-5.0	LM2940IMP-8.0	LM2940IMP-9.0	LM2940IMP-10	LM2940IMP-12	LM2940IMP-15	SOT-223				
≤ T _A ≤ 85°C	LM2940IMPX -5.0	LM2940IMPX -8.0	LM2940IMPX -9.0	LM2940IMPX -10	LM2940IMPX -12	LM2940IMPX -15	SOT-223 in Tape and Reel				
Marking	L53B	L54B	L0EB	L55B	L56B	L70B					


The physical size of the SOT-223 is too small to contain the full device part number. The package markings indicated are what will appear on the actual device.

Mil-Aero Ordering Information

Temperature	Output Voltage						
Range	5.0	8.0	12	15	Package		
-55°C	LM2940J-5.0/883 5962-8958701EA	-	LM2940J-12/883 5962-9088401QEA	LM2940J-15/883 5962-9088501QEA	J16A		
≤ T _J ≤ 125°C	LM2940WG5.0/883 5962-8958701XA	-	LM2940WG5-12/883	LM2940WG5-15/883	WG16A		


For information on military temperature range products, please go to the Mil/Aero Web Site at http://www.national.com/appinfo/milaero/index.html.

Connection Diagrams




Front View See NS Package Number TO3B

16-Lead Dual-in-Line Package (J)




Top View
See NS Package Number J16A

TO-263 (S) Surface-Mount Package



Side View
See NS Package Number TS3B




Front View See NS Package Number MP04A

16-Lead Ceramic Surface-Mount Package (WG)



Top View
See NS Package Number WG16A

LLP (LD) 8-Lead



Pin 2 and pin 7 are fused to center DAP
Pin 5 and 6 need to be tied together on PCB board

Top View See NS Package Number LDC08A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

LM2940S, J, WG, T, MP \leq 100 ms 60V LM2940CS, T \leq 1 ms 45V Internal Power Dissipation (Note 2) Internally Limited

(Note 2) Internally Limited Maximum Junction Temperature 150° C Storage Temperature Range -65° C $\leq T_{J} \leq +150^{\circ}$ C Soldering Temperature (Note 3)

TO-220 (T), Wave 260°C, 10s TO-263 (S) 235°C, 30s SOT-223 (MP) 260°C, 30s LLP-8 (LD) 235°C, 30s ESD Susceptibility (Note 4) 2 kV

Operating Conditions (Note 1)

Electrical Characteristics

 $V_{IN} = V_O + 5V$, $I_O = 1A$, $C_O = 22~\mu F$, unless otherwise specified. **Boldface limits apply over the entire operating temperature range of the indicated device.** All other specifications apply for $T_A = T_J = 25^{\circ}C$.

Outp	Output Voltage (V _O)		5V			8V			
			LM2940	LM2940/883		LM2940	LM2940/883	Units	
Parameter	Conditions	Тур	Limit	Limit	Тур	Limit	Limit	Units	
			(Note 5)	(Note 6)		(Note 5)	(Note 6)		
			6.25V ≤ V _{IN} ≤ 26V			$9.4V \le V_{IN} \le 26V$			
Output Voltage	$5 \text{ mA} \le I_{O} \le 1 \text{A}$	5.00	4.85/ 4.75	4.85/ 4.75	8.00	7.76/ 7.60	7.76/ 7.60	V_{MIN}	
			5.15/ 5.25	5.15/ 5.25		8.24/ 8.40	8.24/ 8.40	V_{MAX}	
Line Regulation	$V_{O} + 2V \le V_{IN} \le 26V,$	20	50	40/ 50	20	80	50/ 80	mV_{MAX}	
	$I_O = 5 \text{ mA}$								
Load Regulation	50 mA ≤ I _O ≤ 1A								
	LM2940, LM2940/883	35	50/ 80	50/ 100	55	80/ 130	80/130	mV_{MAX}	
	LM2940C	35	50		55	80			
Output	100 mADC and								
Impedance	20 mArms,	35		1000/ 1000	55		1000/ 1000	mΩ	
	f _O = 120 Hz								
Quiescent	$V_{O} + 2V \le V_{IN} \le 26V,$								
Current	$I_O = 5 \text{ mA}$								
	LM2940, LM2940/883	10	15/20	15/ 20	10	15/ 20	15/ 20	mA _{MAX}	
	LM2940C	10	15						
	$V_{IN} = V_O + 5V,$	30	45/ 60	50/ 60	30	45/ 60	50/ 60	mA_{MAX}	
	I _O = 1A								
Output Noise	10 Hz – 100 kHz,	150		700/ 700	240		1000/ 1000	μV_{rms}	
Voltage	$I_O = 5 \text{ mA}$								
Ripple Rejection	$f_{O} = 120 \text{ Hz}, 1 \text{ V}_{rms},$								
	I _O = 100 mA								
	LM2940	72	60/ 54		66	54/ 48		dB_{MIN}	
	LM2940C	72	60		66	54			
	$f_O = 1 \text{ kHz}, 1 \text{ V}_{rms},$			60/ 50			54/ 48	dB _{MIN}	
	$I_O = 5 \text{ mA}$								
Long Term		20			32			mV/	
Stability								1000 Hr	
Dropout Voltage	I _O = 1A	0.5	0.8/1.0	0.7/ 1.0	0.5	0.8/ 1.0	0.7/ 1.0	V_{MAX}	
	I _O = 100 mA	110	150/ 200	150/ 200	110	150/ 200	150/ 200	mV_{MAX}	

Outp	ut Voltage (V _O)		5V			8V		
Parameter	Conditions	Тур	LM2940 Limit (Note 5)	LM2940/883 Limit (Note 6)	Тур	LM2940 Limit (Note 5)	LM2940/883 Limit (Note 6)	Units
Short Circuit Current	(Note 7)	1.9	1.6	1.5/ 1.3	1.9	1.6	1.6/1.3	A _{MIN}
Maximum Line	$R_O = 100\Omega$							
Transient	LM2940, T ≤ 100 ms	75	60/ 60		75	60/ 60		\/
	LM2940/883, T ≤ 20 ms			40/ 40			40/ 40	V_{MIN}
	LM2940C, T ≤ 1 ms	55	45		55	45		
Reverse Polarity	$R_O = 100\Omega$							
DC Input Voltage	LM2940, LM2940/883	-30	-15/ -15	-15/ -15	-30	-15/ -15	-15/ -15	V_{MIN}
	LM2940C	-30	-15		-30	-15		
Reverse Polarity	$R_O = 100\Omega$							
Transient Input	LM2940, T ≤ 100 ms	-75	-50/ -50		-75	-50/ -50		V_{MIN}
Voltage	LM2940/883, T ≤ 20 ms			-45/ -45			-45/ -45	
	LM2940C, T ≤ 1 ms	-55	-45/ -45					

Electrical Characteristics

 $V_{IN} = V_O + 5V$, $I_O = 1A$, $C_O = 22 \mu F$, unless otherwise specified. **Boldface limits apply over the entire operating temperature range of the indicated device.** All other specifications apply for $T_A = T_J = 25^{\circ}C$.

Output Voltage (V _O)			9V			
Parameter	Conditions	Тур	LM2940 Limit (Note 5)	Тур	LM2940 Limit (Note 5)	Units
		10.5V	≤ V _{IN} ≤ 26V	11.5V	' ≤ V _{IN} ≤ 26V	
Output Voltage	5 mA ≤ I _O ≤1A	9.00	8.73/ 8.55	10.00	9.70/ 9.50	V _{MIN}
			9.27/ 9.45		10.30/ 10.50	V _{MAX}
Line Regulation	$V_{O} + 2V \le V_{IN} \le 26V,$	20	90	20	100	mV_{MAX}
	I _O = 5 mA					
Load Regulation	50 mA ≤ I _O ≤ 1A					
	LM2940	60	90/ 150	65	100/ 165	mV _{MAX}
	LM2940C	60	90			
Output Impedance	100 mADC and					
	20 mArms,	60		65		mΩ
	f _O = 120 Hz					
Quiescent	$V_{O} + 2V \le V_{IN} < 26V$					
Current	I _O = 5 mA					
	LM2940	10	15/ 20	10	15/ 20	mA _{MAX}
	LM2940C	10	15			
	$V_{IN} = V_O + 5V, I_O = 1A$	30	45/ 60	30	45/ 60	mA _{MAX}
Output Noise	10 Hz – 100 kHz,	270		300		μV_{rms}
Voltage	I _O = 5 mA					
Ripple Rejection	f _O = 120 Hz, 1 V _{rms} ,					
	I _O = 100 mA					
	LM2940	64	52/ 46	63	51/ 45	dB _{MIN}
	LM2940C	64	52			
Long Term		34		36		mV/
Stability						1000 Hr

Out	tput Voltage (V _o)		9V		10V	
			LM2940		LM2940	Units
Parameter	Conditions	Тур	Limit	Тур	Limit	Units
			(Note 5)		(Note 5)	
Dropout Voltage	I _O = 1A	0.5	0.8/1.0	0.5	0.8/ 1.0	V _{MAX}
	I _O = 100 mA	110	150/ 200	110	150/ 200	mV _{MAX}
Short Circuit	(Note 7)	1.9	1.6	1.9	1.6	A _{MIN}
Current						
Maximum Line	$R_O = 100\Omega$					
Transient	T ≤ 100 ms					
	LM2940	75	60/ 60	75	60/ 60	V _{MIN}
	LM2940C	55	45			
Reverse Polarity	$R_O = 100\Omega$					
DC Input Voltage	LM2940	-30	-15/ -15	-30	-15/ -15	V _{MIN}
	LM2940C	-30	-15			
Reverse Polarity	$R_O = 100\Omega$					
Transient Input	T ≤ 100 ms					
Voltage	LM2940	-75	-50/ -50	-75	-50/ -50	V _{MIN}
	LM2940C	-55	-45/ -45			

Electrical Characteristics

 $V_{IN} = V_O + 5V$, $I_O = 1A$, $C_O = 22~\mu F$, unless otherwise specified. **Boldface limits apply over the entire operating temperature range of the indicated device.** All other specifications apply for $T_A = T_J = 25^{\circ} C$.

Outp	out Voltage (V _O)		12V			15V		
			LM2940	LM2940/833		LM2940	LM2940/833	Units
Parameter	Conditions	Тур	Limit	Limit	Тур	Limit	Limit	Units
			(Note 5)	(Note 6)		(Note 5)	(Note 6)	
			13.6V ≤ V _{IN}	≤ 26V		16.75V ≤ V _{IN}	≤ 26V	
Output Voltage	5 mA ≤ I _O ≤1A	12.00	11.64/ 11.40	11.64/ 11.40	15.00	14.55/ 14.25	14.55/ 14.25	V_{MIN}
			12.36/ 12.60	12.36/ 12.60		15.45/ 15.75	15.45/ 15.75	V_{MAX}
Line Regulation	$V_{O} + 2V \le V_{IN} \le 26V,$	20	120	75/ 120	20	150	95/ 150	mV_{MAX}
	I _O = 5 mA							
Load Regulation	50 mA ≤ I _O ≤ 1A							
	LM2940, LM2940/883	55	120/ 200	120/ 190			150/ 240	mV_{MAX}
	LM2940C	55	120		70	150		
Output	100 mADC and							
Impedance	20 mArms,	80		1000/ 1000	100		1000/ 1000	mΩ
	f _O = 120 Hz							
Quiescent	$V_O + 2V \le V_{IN} \le 26V$							
Current	$I_O = 5 \text{ mA}$							
	LM2940, LM2940/883	10	15/ 20	15/ 20	•		15/ 20	mA _{MAX}
	LM2940C	10	15		10	15		
	$V_{IN} = V_{O} + 5V, I_{O} = 1A$	30	45/ 60	50/ 60	30	45/ 60	50/ 60	mA _{MAX}
Output Noise	10 Hz – 100 kHz,	360		1000/ 1000	450		1000/ 1000	μV_{rms}
Voltage	I _O = 5 mA							

Outp	out Voltage (V _O)		12V			15V		
			LM2940	LM2940/833		LM2940	LM2940/833	
Parameter	Conditions	Тур	Limit	Limit	Тур	Limit	Limit	Units
			(Note 5)	(Note 6)		(Note 5)	(Note 6)	
Ripple Rejection	f _O = 120 Hz, 1 V _{rms} ,							
	I _O = 100 mA							
	LM2940	66	54/ 48					dB _{MIN}
	LM2940C	66	54		64	52		
	$f_O = 1 \text{ kHz}, 1 \text{ V}_{rms},$			50/46			40/40	dB _{MIN}
	$I_O = 5 \text{ mA}$			52/ 46			48/ 42	
Long Term		48			60			mV/
Stability		48			60			1000 Hr
Dropout Voltage	I _O = 1A	0.5	0.8/ 1.0	0.7/ 1.0	0.5	0.8/ 1.0	0.7/ 1.0	V_{MAX}
	I _O = 100 mA	110	150/ 200	150/ 200	110	150/ 200	150/ 200	mV_{MAX}
Short Circuit	(Note 7)	1.0	1.0	1.0/1.0	4.0	4.0	1.0/1.0	_
Current		1.9	1.6	1.6/ 1.3	1.9	1.6	1.6/ 1.3	A _{MIN}
Maximum Line	$R_O = 100\Omega$							
Transient	LM2940, T ≤ 100 ms	75	60/ 60					
	LM2940/883, T ≤ 20 ms			40/ 40			40/ 40	V _{MIN}
	LM2940C, T ≤ 1 ms	55	45		55	45		
Reverse Polarity	$R_{\Omega} = 100\Omega$							
DC Input	LM2940, LM2940/883	-30	-15/ -15	-15/ -15			-15/ -15	V _{MIN}
Voltage	LM2940C	-30	-15		-30	-15		IVIIIN
Reverse Polarity	$R_{\Omega} = 100\Omega$							
Transient Input	LM2940, T ≤ 100 ms	-75	-50/ -50					
Voltage	LM2940/883, T ≤ 20 ms			-45/ -45			-45/ -45	V _{MIN}
3	LM2940C, T ≤ 1 ms	-55	-45/ -45		-55	-45/ -45		IVIIIV

Thermal Performance

Thermal Resistance	3-Lead TO-220	4	°C/W
Junction-to-Case, $\theta_{(JC)}$	3-Lead TO-263	4	C/VV
	3-Lead TO-220 (Note 2)	60	
Thermal Resistance	3-Lead TO-263 (Note 2)	80	°C/W
Junction-to-Ambient, $\theta_{(JA)}$	SOT-223(Note 2)	174	C/VV
	8-Lead LLP (Note 2)	35	

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Conditions are conditions under which the device functions but the specifications might not be guaranteed. For guaranteed specifications and test conditions see the Electrical Characteristics.

Note 2: The maximum allowable power dissipation is a function of the maximum junction temperature, T_J , the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. The value of θ_{JA} (for devices in still air with no heatsink) is 60° C/W for the TO-220 package, 80° C/W for the TO-263 package, and 174° C/W for the SOT-223 package. The effective value of θ_{JA} can be reduced by using a heatsink (see Application Hints for specific information on heatsinking). The value of θ_{JA} for the LLP package is specifically dependent on PCB trace area, trace material, and the number of layers and thermal vias. For improved thermal resistance and power dissipation for the LLP package, refer to Application Note AN-1187. It is recommended that 6 vias be placed under the center pad to improve thermal representations.

Note 3: Refer to JEDEC J-STD-020C for surface mount device (SMD) package reflow profiles and conditions. Unless otherwise stated, the temperature and time are for Sn-Pb (STD) only.

Note 4: ESD rating is based on the human body model, 100 pF discharged through 1.5 k Ω .


Note 5: All limits are guaranteed at $T_A = T_J = 25^{\circ}$ C only (standard typeface) or over the entire operating temperature range of the indicated device (boldface type). All limits at $T_A = T_J = 25^{\circ}$ C are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control methods.


Note 6: All limits are guaranteed at $T_A = T_J = 25^{\circ}C$ only (standard typeface) or over the entire operating temperature range of the indicated device (boldface type). All limits are 100% production tested and are used to calculate Outgoing Quality Levels.


6


Note 7: Output current will decrease with increasing temperature but will not drop below 1A at the maximum specified temperature.


Typical Performance Characteristics























































Output at Voltage Extremes 25 $R_L = 100 \Omega$ 20 $V_0 = 10V$ OUTPUT VOLTAGE (V) 15 10 5 0 -30 -20 -10 0 10 20 30 40 INPUT VOLTAGE (V) 882234














Maximum Power Dissipation (TO-220)



Maximum Power Dissipation (SOT-223)




Maximum Power Dissipation (TO-263)



882

Equivalent Schematic Diagram



Application Information

EXTERNAL CAPACITORS

The output capacitor is critical to maintaining regulator stability, and must meet the required conditions for both ESR (Equivalent Series Resistance) and minimum amount of capacitance.

MINIMUM CAPACITANCE:

The minimum output capacitance required to maintain stability is 22 μ F (this value may be increased without limit). Larger values of output capacitance will give improved transient response.

ESR LIMITS:

The ESR of the output capacitor will cause loop instability if it is too high or too low. The acceptable range of ESR plotted versus load current is shown in the graph below. It is essential that the output capacitor meet these requirements, or oscillations can result.

Output Capacitor ESR




FIGURE 1. ESR Limits

It is important to note that for most capacitors, ESR is specified only at room temperature. However, the designer must ensure that the ESR will stay inside the limits shown over the entire operating temperature range for the design.

For aluminum electrolytic capacitors, ESR will increase by about 30X as the temperature is reduced from 25° C to -40° C. This type of capacitor is not well-suited for low temperature operation.

Solid tantalum capacitors have a more stable ESR over temperature, but are more expensive than aluminum electrolytics. A cost-effective approach sometimes used is to parallel an aluminum electrolytic with a solid Tantalum, with the total capacitance split about 75/25% with the Aluminum being the larger value.

If two capacitors are paralleled, the effective ESR is the parallel of the two individual values. The "flatter" ESR of the Tantalum will keep the effective ESR from rising as quickly at low temperatures.


HEATSINKING

A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible operating conditions, the junction

temperature must be within the range specified under Absolute Maximum Ratings.

To determine if a heatsink is required, the power dissipated by the regulator, $P_{\rm D}$, must be calculated.

The figure below shows the voltages and currents which are present in the circuit, as well as the formula for calculating the power dissipated in the regulator:



$$\begin{split} I_{IN} &= I_L + I_G \\ P_D &= (V_{IN} - V_{OUT}) \ I_L + (V_{IN}) \ I_G \end{split}$$

FIGURE 2. Power Dissipation Diagram

The next parameter which must be calculated is the maximum allowable temperature rise, $T_{R(MAX)}$. This is calculated by using the formula:

$$T_{R(MAX)} = T_{J(MAX)} - T_{A(MAX)}$$

where: $T_{J(MAX)}$ is the maximum allowable junction temperature, which is 125°C for commercial grade

arts.

(MAX) is the maximum ambient temperature which will be encountered in the application.

Using the calculated values for $T_{R(MAX)}$ and P_D , the maximum allowable value for the junction-to-ambient thermal resistance, $\theta_{(JA)}$, can now be found:

$$\theta_{(JA)} = T_{R(MAX)} / P_D$$

IMPORTANT: If the maximum allowable value for $\theta_{(JA)}$ is found to be $\geq 53^{\circ}$ C/W for the TO-220 package, $\geq 80^{\circ}$ C/W for the TO-263 package, or $\geq 174^{\circ}$ C/W for the SOT-223 package, no heatsink is needed since the package alone will dissipate enough heat to satisfy these requirements.

If the calculated value for $\theta_{(\text{JA})} \text{falls}$ below these limits, a heatsink is required.

HEATSINKING TO-220 PACKAGE PARTS

culation.

The TO-220 can be attached to a typical heatsink, or secured to a copper plane on a PC board. If a copper plane is to be used, the values of $\theta_{\text{(JA)}}$ will be the same as shown in the next section for the TO-263.

If a manufactured heatsink is to be selected, the value of heatsink-to-ambient thermal resistance, $\theta_{(H-A)},$ must first be calculated:

$$\theta_{(H-A)} = \theta_{(JA)} - \theta_{(C-H)} - \theta_{(J-C)}$$

Where: $\theta_{(J-C)}$ is defined as the thermal resistance from the junction to the surface of the case. A value of 3°C/W can be assumed for $\theta_{(J-C)}$ for this cal-

 $\theta_{\text{(C-H)}} \qquad \text{is defined as the thermal resistance between the case and the surface of the heatsink. The value of <math display="inline">\theta_{\text{(C-H)}}$ will vary from about 1.5°C/W to about 2.5°C/W (depending on method of attachment, insulator, etc.). If the exact value is unknown, 2°C/W should be assumed for $\theta_{\text{(C-H)}}$

When a value for $\theta_{(H-A)}$ is found using the equation shown, a heatsink must be selected that has a value that is less than or equal to this number.

 $\theta_{(H-A)}$ is specified numerically by the heatsink manufacturer in the catalog, or shown in a curve that plots temperature rise vs power dissipation for the heatsink.

HEATSINKING TO-263 PACKAGE PARTS

The TO-263 ("S") package uses a copper plane on the PCB and the PCB itself as a heatsink. To optimize the heat sinking ability of the plane and PCB, solder the tab of the package to the plane.

Figure 3 shows for the TO-263 the measured values of $\theta_{(JA)}$ for different copper area sizes using a typical PCB with 1 ounce copper and no solder mask over the copper area used for heatsinking.




FIGURE 3. $\theta_{(JA)}$ vs. Copper (1 ounce) Area for the TO-263 Package

As shown in the figure, increasing the copper area beyond 1 square inch produces very little improvement. It should also be observed that the minimum value of $\theta_{\text{(JA)}}$ for the TO-263 package mounted to a PCB is 32°C/W.

As a design aid, *Figure 4* shows the maximum allowable power dissipation compared to ambient temperature for the TO-263 device. This assumes a $\theta_{(JA)}$ of 35°C/W for 1 square inch of 1 ounce copper and a maximum junction temperature (T_{J}) of 125°C.




FIGURE 4. Maximum Power Dissipation vs. T_A for the TO-263 Package

HEATSINKING SOT-223 PACKAGE PARTS

The SOT-223 ("MP") packages use a copper plane on the PCB and the PCB itself as a heatsink. To optimize the heat sinking ability of the plane and PCB, solder the tab of the package to the plane.

Figure 5 and Figure 6 show the information for the SOT-223 package. Figure 6 assumes a $\theta_{(JA)}$ of 74°C/W for 1 square inch of 1 ounce copper and 51°C/W for 1 square inch of 2 ounce copper, with a maximum ambient temperature (T_A) of 85°C and a maximum junction temperature (T_J) of 125°C.

For techniques for improving the thermal resistance and power dissipation for the SOT-223 package, please refer to Application Note AN-1028.




FIGURE 5. $\theta_{(JA)}$ vs. Copper (2 ounce) Area for the SOT-223 Package





FIGURE 6. Maximum Power Dissipation vs. $T_{\rm A}$ for the SOT-223 Package

HEATSINKING LLP PACKAGE PARTS

The value of θ_{JA} for the LLP package is specifically dependent on PCB trace area, trace material, and the number of layers and thermal vias. It is recommended that a minimum of 6 thermal vias be placed under the center pad to improve thermal performance.


For techniques for improving the thermal resistance and power dissipation for the LLP package, please refer to Application Note AN-1187.


Physical Dimensions inches (millimeters) unless otherwise noted




3-Lead SOT-223 Package NS Package Number MP04A


MP04A (Rev B)






16 Lead Surface Mount Package (WG) See NS Package Number WG16A







Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright@ 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Em: il-europe.support@nsc.com

Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560