

September 3, 2009

LP3470 Tiny Power On Reset Circuit

Tiny Power On Reset Circuit

General Description

The LP3470 is a micropower CMOS voltage supervisory circuit designed to monitor power supplies in microprocessor (μ P) and other digital systems. It provides maximum adjustability for power-on-reset (POR) and supervisory functions. It is available in the following six standard reset threshold voltage (V_{RTH}) options: 2.63V, 2.93V, 3.08V, 3.65V, 4.00V, 4.38V, and 4.63V. If other voltage options between 2.4V and 5.0V are desired please contact your National Semiconductor representative.

The LP3470 asserts a reset signal whenever the V_{CC} supply voltage falls below a reset threshold. The reset time-out period is adjustable using an external capacitor. Reset remains asserted for an interval (programmed by an external capacitor) after V_{CC} has risen above the threshold voltage.

The device is available in the tiny SOT23-5 package.

Key Specifications

- ±1% Reset Threshold Accuracy Over Temperature
- Standard Reset Threshold Voltages: 2.63V, 2.93V, 3.08V, 3.65V, 4.00V, 4.38V, and 4.63V
- Custom Reset Threshold Voltages: For other voltages between 2.4V and 5.0V contact your National Semiconductor representative
- Very Low Quiescent Current (16 µA typical)
- Guaranteed Reset valid down to V_{CC}=0.5V

Features

LP3470

- Tiny SOT23-5 Package
- Open Drain Reset Output
- Programmable Reset Timeout Period Using an External Capacitor
- Immune to Short V_{CC} Transients

Applications

- Critical µP and µC Power Monitoring
- Intelligent Instruments
- Computers
- Portable/Battery-Powered Equipments

Pin Configuration and Basic Operating Circuit



Ordering Information

Operating Temperature Range	Nominal V _{RTH} (V)	Order Number	Package Marking	Package Type	Supplied As
	2.63	LP3470M5-2.63	D25B	SOT23-5	1000 Units on Tape and Reel
		LP3470M5X-2.63	D25B	SOT23-5	3000 Units on Tape and Reel
	2.93	LP3470M5-2.93	D26B	SOT23-5	1000 Units on Tape and Reel
		LP3470M5X-2.93	D26B	SOT23-5	3000 Units on Tape and Reel
	3.08	LP3470M5-3.08	D28B	SOT23-5	1000 Units on Tape and Reel
–20°C to		LP3470M5X-3.08	D28B	SOT23-5	3000 Units on Tape and Reel
+85°C		LP3470M5-4.00	D29B	SOT23-5	1000 Units on Tape and Reel
	4.00	LP3470M5X-4.00	D29B	SOT23-5	3000 Units on Tape and Reel
		LP3470M5-4.38	D30B	SOT23-5	1000 Units on Tape and Reel
	4.38	LP3470M5X-4.38	D30B	SOT23-5	3000 Units on Tape and Reel
·	4.00	LP3470M5-4.63	D31B	SOT23-5	1000 Units on Tape and Reel
	4.63	LP3470M5X-4.63	D31B	SOT23-5	3000 Units on Tape and Reel
	2.63	LP3470IM5-2.63	D25C	SOT23-5	1000 Units on Tape and Reel
		LP3470IM5X-2.63	D25C	SOT23-5	3000 Units on Tape and Reel
	2.75	LP3470IM5-2.75	D38C	SOT23-5	1000 Units on Tape and Reel
	2.83	LP3470IM5-2.83	D39C	SOT23-5	1000 Units on Tape and Reel
		LP3470IM5X-2.83	D39C	SOT23-5	3000 Units on Tape and Reel
	2.93	LP3470IM5-2.93	D26C	SOT23-5	1000 Units on Tape and Reel
		LP3470IM5X-2.93	D26C	SOT23-5	3000 Units on Tape and Reel
·	3.08	LP3470IM5-3.08	D28C	SOT23-5	1000 Units on Tape and Reel
–40°C to		LP3470IM5X-3.08	D28C	SOT23-5	3000 Units on Tape and Reel
+85°C	3.65	LP3470IM5-3.65	D37C	SOT23-5	1000 Units on Tape and Reel
		LP3470IM5X-3.65	D37C	SOT23-5	3000 Units on Tape and Reel
	4.00	LP3470IM5-4.00	D29C	SOT23-5	1000 Units on Tape and Reel
		LP3470IM5X-4.00	D29C	SOT23-5	3000 Units on Tape and Reel
	4.38	LP3470IM5-4.38	D30C	SOT23-5	1000 Units on Tape and Reel
		LP3470IM5X-4.38	D30C	SOT23-5	3000 Units on Tape and Reel
	4.63	LP3470IM5-4.63	D31C	SOT23-5	1000 Units on Tape and Reel
	4.03	LP3470IM5X-4.63	D31C	SOT23-5	3000 Units on Tape and Reel
	4.80	LP3470IM5X-4.8	D15C	SOT23-5	1000 Units on Tape and Reel

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V _{CC} Voltage	–0.3V to +6V
Reset Voltage	–0.3V to +6V
Output Current (Reset)	10 mA
Operating Temperature Range	
LP3470	–20°C to +85°C

LP3470I	-40°C to +85°C
Junction Temperature (T _{Jmax})	125°C
Power Dissipation (T _A = 25°C) (<i>Note</i> 2)	300 mW
θ _{JA} (<i>Note 2</i>)	280°C/W
Storage Temp. Range	–65°C to +150°C
Lead Temp. (Soldering, 5 sec)	260°C
ESD Rating (<i>Note 3</i>)	2 kV

Electrical Characteristics

Limits in standard typeface are for $T_J = 25^{\circ}$ C, and limits in **boldface** type apply over the full operating temperature range, unless otherwise specified. $V_{CC} = +2.4$ V to +5.0V unless otherwise noted.

Symbol	Parameter	Conditions	Typ (Note 4)	Min (<i>Note 5</i>)	Max (<i>Note 5</i>)	Units
V _{cc}	Operating Voltage Range			0.5	5.5	V
I _{CC}	V _{CC} Supply Current	$V_{CC} = 4.5V$	16		30	μA
V _{RTH}	Reset Threshold Voltage (Note 6)	LP3470	V _{RTH}	0.99	1.01	
				V _{RTH}	V _{RTH}	
				0.99	1.01	
				V _{RTH}	V _{RTH}	V
		LP3470I	V _{RTH}	0.99	1.01	v
				V _{RTH}	V _{RTH}	
				0.985	1.015	
				V _{RTH}	V _{RTH}	
V _{HYST}	Hysteresis Voltage (Note 7)		35	15	65	mV
t _{PD}	V _{CC} to Reset Delay	V _{CC} falling at 1 mV/µs	100		300	μs
t _{RP}	Reset Timeout Period (Note 8)	C ₁ = 1 nF	2	1.0	3.5	ms
V _{OL}	Reset Output Voltage Low	$V_{CC} = 0.5V; I_{OL} = 30 \ \mu A$			0.1	
		V _{CC} = 1.0V; I _{OL} = 100 μA			0.1	V
		$V_{CC} = V_{RTH} - 100 \text{ mV}; I_{OL} = 4 \text{ mA}$			0.4	
R ₁	External Pull-up Resistor		20	0.68	68	kΩ
I _{I FAK}	Reset Output Leakage Current		0.15		1	
					6	μA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its operating conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (Maximum Junction Temperature), θ_{JA} (Junction to Ambient Thermal Resistance), and T_A (Ambient Temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: The Human Body Model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 4: Typical numbers are at 25°C and represent the most likely parametric norm.

Note 5: Min. and Max. limits in standard typeface are 100% production tested at 25°C. Min. and Max. limits in boldface are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 6: Factory-trimmed reset thresholds are available in 50 mV increments from 2.4V to 5.0V. Contact your National Semiconductor representative.

Note 7: V_{HYST} affects the relation between V_{CC} and \overline{Reset} as shown in the timing diagram.

Note 8: t_{RP} is programmable by varying the value of the external capacitor (C₁) connected to pin SRT. The equation is: $t_{RP} = 2000 \times C_1$ (C₁ in μ F and t_{RP} in ms).

_P3470

www.national.com

LP3470

Typical Operating Characteristics $T_A = +25^{\circ}C$, unless otherwise specified.

16



100

1.002

1.001

1.001

1.000

1.000

0.999

0.999

0.998

0.998

0.997

-40 -20

0

40 60 80 100

10001608

20

Temp (°C)

Normalized V_{RTH}

-40 -20

0 20 40 60

Temp (°C)

Normalized V_{RTH} vs Temp.

80 100

10001613



 I_{CC} vs V_{CC}







Pin Descriptions

Pin	Name	Function
1	SRT	Set Reset Time-out Input. Connect a capacitor between this input and ground to select the Reset Time- out period (t_{RP}). $t_{RP} = 2000 \times C_1$ (C_1 in μ F and t_{RP} in ms). If no capacitor is connected, leave this pin floating.
2	GND	Ground pin.
3	V _{CC1}	Always connect to pin V _{CC} (Pin 4).
4	V _{cc}	Supply voltage, and reset threshold monitor input.
5	Reset	Open-Drain, Active-Low reset output. Connect to an external pull-up resistor. Reset changes from high to low whenever the monitored voltage (V_{CC}) drops below the reset threshold voltage (V_{RTH}). Once
		V_{CC} exceeds V_{BTH} , Reset remains low for the reset timeout period (t _{BP}) and then goes high.

Functional Block Diagram



LP3470

Application Information

RESET TIMEOUT PERIOD

The Reset Timeout Period (t_{RP}) is programmable using an external capacitor (C_1) connected to pin SRT of LP3470. A Ceramic chip capacitor rated at or above 10V is sufficient. The Reset Timeout Period (t_{RP}) can be calculated using the following formula:

$$t_{BP}$$
 (ms) = 2000 x C₁ (µF).

For example a C₁ of 100 nF will achieve a $t_{\rm RP}$ of 200 ms. If no delay due to $t_{\rm RP}$ is needed in a certain application, the pin SRT should be left floating.

RESET OUTPUT

In applications like microprocessor (µP) systems, errors might occur in system operation during power-up, power-down, or brownout conditions. It is imperative to monitor the power supply voltage in order to prevent these errors from occurring. The LP3470 asserts a reset signal whenever the V_{CC} supply voltage is below a threshold (V_{RTH}) voltage. Reset is guaranteed to be a logic low for V_{CC} > 0.5V. Once V_{CC} exceeds the reset threshold, the reset is kept asserted for a time period (t_{RP}) programmed by an external capacitor (C₁); after this interval Reset goes to logic high. If a brownout condition occurs (monitored voltage falls below the reset threshold minus a small hysteresis), Reset goes low. When V_{CC} returns above

Timing Diagram

the reset threshold, Reset remains low for a time period $t_{\rm RP}$ before going to logic high.

PULL-UP RESISTOR SELECTION

The LP3470's $\overline{\text{Reset}}$ output structure is a simple open-drain N-channel MOSFET switch. A pull-up resistor (R1) should be connected to V_{CC}.

 R_1 should be large enough to limit the current through the output MOSFET (Q₁) below 10 mA. A resistor value of more than 680 Ω guarantees this. R_1 should also be small enough to ensure a logic high while supplying all the leakage current through the Reset pin. A resistor value of less than 68k Ω satisfies this condition. A typical pull-up resistor value of 20 k Ω is sufficient in most applications.

NEGATIVE-GOING \mathbf{V}_{CC} TRANSIENTS

The LP3470 is relatively immune to short duration negativegoing V_{CC} transients (glitches). The Typical Operating Characteristics show the Maximum Transient Duration vs. Negative Transient Amplitude (graph titled Transient Rejection), for which reset pulses are not generated. This graph shows the maximum pulse width a negative-going V_{CC} transient may typically have without causing a reset pulse to be issued. As the transient amplitude increases (i.e. goes farther below the reset threshold), the maximum allowable pulse width decreases. A 0.1 µF bypass capacitor mounted close to V_{CC} provides additional transient immunity.



Typical Application Circuit



LP3470

LP3470

Physical Dimensions inches (millimeters) unless otherwise noted



Notes

LP3470

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

www.national.com