National Semiconductor

TL081 Wide Bandwidth JFET Input Operational Amplifier

General Description


The TL081 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The TL081 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs.

The TL081 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices has low noise and offset voltage drift, but for applications where these requirements

are critical, the LF356 is recommended. If maximum supply current is important, however, the TL081C is the better choice.

Features

Internally trimmed offset voltage	15 mV			
Low input bias current	50 pA			
Low input noise voltage	25 nV/√Hz			
Low input noise current	0.01 pA/√Hz			
Wide gain bandwidth	4 MHz			
High slew rate	13 V/μs			
Low supply current	1.8 mA			
High input impedance	$10^{12}\Omega$			
• Low total harmonic distortion $A_V = 10$, $R_L = 10k$, $V_O = 20$ Vp-p,	<0.02%			
BW = 20 Hz - 20 kHz				
Low 1/f noise corner	50 Hz			
Fast settling time to 0.01%	2 μs			
Simplified Schematic				



TL081 Wide Bandwidth JFET Input Operational Amplifier

December 1995

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage $\pm 18V$

Supply Voltage	± 18V
Power Dissipation (Notes 1 and 6)	670 mW
Operating Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
T _{j(MAX)}	115°C
Differential Input Voltage	$\pm 30V$

 $\begin{array}{l} \mbox{Input Voltage Range (Note 2)} \\ \mbox{Output Short Circuit Duration} \\ \mbox{Storage Temperature Range} & -65^{\circ} (1200 \ \mbox{Lead Temp. (Soldering, 10 seconds)} \\ \mbox{θ_{jA}} \\ \mbox{ESD rating to be determined.} \end{array}$

± 15V Continuous -65°C to + 150°C 260°C 120°C/W

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	TL081C			Units
			Min	Тур	Max	
V _{OS}	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}C$ Over Temperature		5	15 20	mV mV
$\Delta V_{OS} / \Delta T$	Average TC of Input Offset Voltage	$R_{S} = 10 \text{ k}\Omega$		10		μV/°C
I _{OS}	Input Offset Current	$T_j = 25^{\circ}C$, (Notes 3, 4) $T_j \leq 70^{\circ}C$		25	100 4	pA nA
IB	Input Bias Current	$T_j = 25^{\circ}C$, (Notes 3, 4) $T_j \leq 70^{\circ}C$		50	200 8	pA nA
R _{IN}	Input Resistance	$T_j = 25^{\circ}C$		10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$ $V_{O} = \pm 10V, R_{L} = 2 k\Omega$	25	100		V/mV
		Over Temperature	15			V/mV
Vo	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10 \text{ k}\Omega$	±12	±13.5		V
V _{CM}	Input Common-Mode Voltage Range	$V_{S} = \pm 15V$	±11	+15 -12		V V
CMRR	Common-Mode Rejection Ratio	${\sf R}_{\sf S} \le$ 10 k Ω	70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 5)	70	100		dB
IS	Supply Current			1.8	2.8	mA

AC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	TL081C			Units
	i arameter		Min	Тур	Max	Onito
SR	Slew Rate	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$		13		V/µs
GBW	Gain Bandwidth Product	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$		4		MHz
e _n	Equivalent Input Noise Voltage	$\label{eq:TA} \begin{split} T_A &= 25^\circC, R_S = 100\Omega, \\ f &= 1000 \; Hz \end{split}$		25		nV/√Hz
i _n	Equivalent Input Noise Current	T _j = 25°C, f = 1000 Hz		0.01		pA/√Hz

 In
 Equivalent input Noise Current
 I j = 25 C, I = 1000 HZ
 0.01
 pA/\sqrt{H}


 Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of 120°C/W junction to ambient for N package.
 Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: These specifications apply for V_S = \pm 15V and 0°C \leq T_A \leq +70°C. V_{OS}, I_B and I_{OS} are measured at V_{CM} = 0.


Note 4: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j . Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D. $T_j = T_A + \theta_{jA} P_D$ where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from $V_S = \pm 5V$ to $\pm 15V$.

Note 6: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.



3





Application Hints (Continued)

common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The TL081 is biased by a zener reference which allows normal circuit operation on $\pm 4V$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The TL081 will drive a 2 k Ω load resistance to \pm 10V over the full temperature range of 0°C to + 70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the


Detailed Schematic


resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.





7



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.