

May 1999

# LM6165/LM6265/LM6365 High Speed Operational Amplifier

#### **General Description**

The LM6165 family of high-speed amplifiers exhibits an excellent speed-power product in delivering 300 V/µs and 725 MHz GBW (stable for gains as low as +25) with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to +5V.

These amplifiers are built with National's VIP™ (Vertically Integrated PNP) process which produces fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

■ High GBW product: 725 MHz

■ Low supply current: 5 mA ■ Fast settling: 80 ns to 0.1%

■ Low differential gain: <0.1% ■ Low differential phase: <0.1°

■ Wide supply range: 4.75V to 32V

■ Stable with unlimited capacitive load


#### **Applications**

- Video amplifier
- Wide-bandwidth signal conditioning
- Radar
- Sonar


#### **Features**

■ High slew rate: 300 V/µs

#### **Connection Diagrams**



Order Number LM6165W/883 See NS Package Number W10A



Order Number LM6165J/883 See NS Package Number J08A Order Number LM6365M See NS Package Number M08A Order Number LM6265N or LM6365N See NS Package Number N08E

VIP™ is a trademark of National Semiconductor Corporation

© 1999 National Semiconductor Corporation

DS009152

## Connection Diagrams (Continued)

	Package	NSC			
Military	Industrial Commercial			Drawing	
-55°C ≤ T <sub>A</sub> ≤ +125°C	$-25^{\circ}C \le T_{A} \le +85^{\circ}C$	$0^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ +70 $^{\circ}$ C			
	LM6265N	LM6365N	8-Pin	N08E	
			Molded DIP		
LM6165J/883			8-Pin	J08A	
5962-8962501PA			Ceramic DIP		
		LM6365M	8-Pin Molded	M08A	
			Surface Mt.		
LM6165WG/883			10-Lead	WG10A	
5962-8962501XA			Ceramic SOIC		
LM6165W883			10-Pin	W10A	
5962-8962501HA			Ceramic Flatpak		

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V+ - V-) 36V

Differential Input Voltage

±8V (Note 7)

Common-Mode Voltage

 $(V^+ - 0.7V)$  to  $(V^- + 0.7V)$ Range (Note 11)

Output Short Circuit to GND

(Note 2) Continuous

Soldering Information

Dual-In-Line Package (N, J) Soldering (10 sec.)

Small Outline Package (M) Vapor Phase (60 sec.) Infrared (15 sec.)

LM6165, LM6165J/883

LM6365 Supply Voltage Range

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Storage Temp Range -65°C to +150°C

Max Junction Temperature

150°C (Note 3) ESD Tolerance (Notes 7, 8) ±700V

#### **Operating Ratings**

Temperature Range (Note 3)

 $-55^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$  $-25^{\circ}\text{C} \le \text{T}_{\text{J}} \le +85^{\circ}\text{C}$ LM6265  $0^{\circ}\text{C} \le \text{T}_{\text{J}} \le +70^{\circ}\text{C}$ 4.75V to 32V

#### **DC Electrical Characteristics**

The following specifications apply for Supply Voltage =  $\pm 15$ V, V<sub>CM</sub> = 0, R<sub>L</sub>  $\geq 100$  k $\Omega$  and R<sub>S</sub> =  $50\Omega$  unless otherwise noted. **Boldface** limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C.

260°C

215°C

Symbol	Parameter	Conditions	Тур	LM6165	LM6265	LM6365 Limit	Units
				Limit	Limit		1
				(Notes 4, 12)	(Note 4)	(Note 4)	
V <sub>OS</sub>	Input Offset Voltage		1	3	3	6	mV
				4	4	7	Max
Vos	Input Offset Voltage		3				μV/°C
Drift	Average Drift						
I <sub>b</sub>	Input Bias Current		2.5	3	3	5	μA
				6	5	6	Max
Ios	Input Offset Current		150	350	350	1500	nA
				800	600	1900	Max
Ios	Input Offset Current		0.3				nA/°C
Drift	Average Drift						
R <sub>IN</sub>	Input Resistance	Differential	20				kΩ
C <sub>IN</sub>	Input Capacitance		6.0				pF
A <sub>VOL</sub>	Large Signal	$V_{OUT} = \pm 10V$ ,	10.5	7.5	7.5	5.5	V/mV
	Voltage Gain	$R_L = 2 k\Omega$		5.0	6.0	5.0	Min
	(Note 10)	$R_L = 10 \text{ k}\Omega$	38				
V <sub>CM</sub>	Input Common-Mode	Supply = ±15V	+14.0	+13.9	+13.9	+13.8	V
	Voltage Range			+13.8	+13.8	+13.7	Min
			-13.6	-13.4	-13.4	-13.3	V
				-13.2	-13.2	-13.2	Min
		Supply = +5V	4.0	3.9	3.9	3.8	V
		(Note 5)		3.8	3.8	3.7	Min
			1.4	1.6	1.6	1.7	V
				1.8	1.8	1.8	Max
CMRR	Common-Mode	-10V ≤ V <sub>CM</sub> ≤ +10V	102	88	88	80	dB
	Rejection Ratio			82	84	78	Min
PSRR	Power Supply	±10V ≤ V <sup>±</sup> ≤ ±16V	104	88	88	80	dB
	Rejection Ratio			82	84	78	Min

#### DC Electrical Characteristics (Continued)

The following specifications apply for Supply Voltage =  $\pm 15$ V, V<sub>CM</sub> = 0, R<sub>L</sub>  $\geq 100$  k $\Omega$  and R<sub>S</sub> =  $50\Omega$  unless otherwise noted. **Boldface** limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C.

Symbol	Parameter	Conditions	Тур	LM6165	LM6265	LM6365	Units
				Limit	Limit	Limit	
				(Notes 4, 12)	(Note 4)	(Note 4)	
Vo	Output Voltage	Supply = ±15V,	+14.2	+13.5	+13.5	+13.4	V
	Swing	$R_L = 2 k\Omega$		+13.3	+13.3	+13.3	Min
			-13.4	-13.0	-13.0	-12.9	V
				-12.7	-12.8	-12.8	Min
		Supply = +5V	4.2	3.5	3.5	3.4	V
		$R_L = 2 k\Omega \text{ (Note 5)}$		3.3	3.3	3.3	Min
			1.3	1.7	1.7	1.8	V
				2.0	1.9	1.9	Max
	Output Short	Source	65	30	30	30	mA
	Circuit Current			20	25	25	Min
		Sink	65	30	30	30	mA
				20	25	25	Min
Is	Supply Current		5.0	6.5	6.5	6.8	mA
				6.8	6.7	6.9	Max

#### **AC Electrical Characteristics**

The following specifications apply for Supply Voltage =  $\pm 15$ V,  $V_{CM}$  = 0,  $R_L \ge 100$  k $\Omega$  and  $R_S$  =  $50\Omega$  unless otherwise noted. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25$ °C. (Note 6)

Symbol	Parameter	Conditions	Тур	LM6165	LM6265	LM6365	Units
				Limit	Limit	Limit	1
				(Notes 4, 12)	(Note 4)	(Note 4)	
GBW	Gain Bandwidth	F = 20 MHz	725	575	575	500	MHz
				350			Min
	Product	Supply = ±5V	500				1
SR	Slew Rate	$A_{V} = +25 \text{ (Note 9)}$	300	200	200	200	V/µs
				180			Min
		Supply = ±5V	200				1
PBW	Power Bandwidth	V <sub>OUT</sub> = 20 V <sub>PP</sub>	4.5				MHz
	Product						
t <sub>S</sub>	Settling Time	10V Step to 0.1%	80				ns
		$A_{V} = -25, R_{L} = 2 k\Omega$					
φ <sub>m</sub>	Phase Margin	A <sub>V</sub> = +25	45				Deg
A <sub>D</sub>	Differential Gain	NTSC, A <sub>V</sub> = +25	<0.1				%
φ <sub>D</sub>	Differential Phase	NTSC, A <sub>V</sub> = +25	<0.1				Deg
e <sub>np-p</sub>	Input Noise Voltage	F = 10 kHz	5				nV/√Hz
i <sub>np-p</sub>	Input Noise Current	F = 10 kHz	1.5				pA/√Hz
	1						

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 2: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 3: The typical junction-to-ambient thermal resistance of the molded plastic DIP (N) is 105°C/Watt, and the molded plastic SO (M) package is 155°C/Watt, and the cerdip (J) package is 125°C/Watt. All numbers apply for packages soldered directly into a printed circuit board.

 $<sup>\</sup>textbf{Note 4:} \ \, \textbf{All limits guaranteed by testing or correlation}.$ 

Note 5: For single supply operation, the following conditions apply:  $V_{+} = 5V$ ,  $V_{-} = 0V$ ,  $V_{CM} = 2.5C$ ,  $V_{OUT} = 2.5V$ . Pin 1 & Pin 8 ( $V_{OS}$  Adjust) are each connected to Pin 4 ( $V_{-}$ ) to realize maximum output swing. This connection will degrade  $V_{OS}$ .

Note 6:  $C_L \le 5 \text{ pF.}$ 

Note 7: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially V<sub>OS</sub>, I<sub>OS</sub>, and Noise).

#### **AC Electrical Characteristics** (Continued)

Note 8: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100 pF in series with 1500Ω.

Note 9:  $V_{IN}$  = 0.8V step. For supply =  $\pm$ 5V,  $V_{IN}$  = 0.2V step.


Note 10: Voltage Gain is the total output swing (20V) divided by the input signal required to produce that swing.

Note 11: The voltage between V<sup>+</sup> and either input pin must not exceed 36V.


Note 12: A military RETS electrical test specification is available on request. At the time of printing, the LM6165J/883 RETS spec complied with the Boldface limits in this column. The LM6165J/883 may also be procured as Standard Military Drawing #5962-8962501PA.

#### Typical Performance Characteristics $R_L = 10 \text{ k}\Omega$ , $T_A = 25^{\circ}\text{C}$ unless otherwise specified


#### Supply Current vs Supply Voltage




#### Common-Mode Rejection Ratio




#### Power Supply Rejection Ratio




## Gain-Bandwidth Product




#### Propagation Delay, Rise and Fall Times




## Gain-Bandwidth Product vs Load Capacitance




#### Slew Rate vs Load Capacitance



#### Overshoot vs Capacitive Load




#### Slew Rate




## Typical Performance Characteristics $R_L = 10 \text{ k}\Omega$ , $T_A = 25^{\circ}\text{C}$ unless otherwise specified (Continued)


## Output Impedance (Open-Loop)




#### Gain vs Supply Voltage



#### Differential Gain (Note 13)




#### Differential Phase (Note 13)



Note 13: Differential gain and differential phase measured for four series LM6365 op amps configured with gain of +25 (each output attenuated by 96%), in series with an LM6321 buffer. Error added by LM6321 is negligible. Test performed using Tektronix Type 520 NTSC test system.

#### Step Response; Av = +25




TIME (50 (ns/div)


DS009152-1

### Typical Performance Characteristics $R_L = 10 \text{ k}\Omega$ , $T_A = 25^{\circ}\text{C}$ unless otherwise specified (Continued)


#### Input Noise Voltage




#### Input Noise Current




#### **Power Bandwidth**




#### Open-Loop Frequency Response




#### Open-Loop Frequency Response




#### Voltage Gain vs Load Resistance




## Common-Mode Input Saturation Voltage




#### **Output Saturation Voltage**



#### Bias Current vs Common-Mode Voltage



#### **Simplified Schematic**



#### **Application Tips**

The LM6365 is stable for gains of 25 or greater. The LM6361 and LM6364, specified in separate datasheets, are compensated versions of the LM6365. The LM6361 is unity-gain stable, while the LM6364 is stable for gains as low as 5. The LM6361, and LM6364 have the same high slew rate as the LM6365, typically 300 V/ $\mu$ s.

To use the LM6365 for gains less than 25, a series resistor-capacitor network should be added between the input pins (as shown in the Typical Applications, Noise Gain Compensation) so that the high-frequency noise gain rises to at least 25

Power supply bypassing will improve stability and transient response of the LM6365, and is recommended for every design. 0.01  $\mu$ F to 0.1  $\mu$ F ceramic capacitors should be used


(from each supply "rail" to ground); an additional 2.2  $\mu F$  to 10  $\mu F$  (tantalum) may be required for extra noise reduction.

Keep all leads short to reduce stray capacitance and lead inductance, and make sure ground paths are low-impedance, especially where heavier currents will be flowing. Stray capacitance in the circuit layout can cause signal coupling between adjacent nodes, and can cause circuit gain to unintentionally vary with frequency.


Breadboarded circuits will work best if they are built using generic PC boards with a good ground plane. If the op amps are used with sockets, as opposed to being soldered into the circuit, the additional input capacitance may degrade circuit performance.

#### **Typical Applications**

#### Offset Voltage Adjustment





#### Noise-Gain Compensation



 $R_X C_X \ge 1/(2\pi \cdot 25 \text{ MHz})$  $[R1 + R_F (1 + R1/R2)] = 25 R_X$ 

## 





#### **Notes**

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.