National Semiconductor

# LF441 Low Power JFET **Input Operational Amplifier**

# **General Description**

**Typical Connection** 

The LF441 low power operational amplifier provides many of the same AC characteristics as the industry standard LM741 while greatly improving the DC characteristics of the LM741. The amplifier has the same bandwidth, slew rate, and gain (10  $k\Omega$  load) as the LM741 and only draws one tenth the supply current of the LM741. In addition, the well matched high voltage JFET input devices of the LF441 reduce the input bias and offset currents by a factor of 10,000 over the LM741. A combination of careful layout design and internal trimming guarantees very low input offset voltage and voltage drift. The LF441 also has a very low equivalent input noise voltage for a low power amplifier.

The LF441 is pin compatible with the LM741, allowing an immediate 10 times reduction in power drain in many applications. The LF441 should be used where low power

Rf

LF441

v<sub>cc</sub>

10

dissipation and good electrical characteristics are the major considerations.

### Features

■ 1/10 supply current of a LM741 200 µA (max) Low input bias current 50 pA (max) Low input offset voltage 0.5 mV (max) 10 µV/°C (max) Low input offset voltage drift High gain bandwidth 1 MHz 1 V/μs High slew rate 35 nV/V Hz Low noise voltage for low power 0.01 pA/V Hz Low input noise current  $10^{12}\Omega$ High input impedance 50k (min)

• High gain  $V_O = \pm 10V$ ,  $R_L = 10k$ 

# **Ordering Information**

- LF441XYZ
- X indicates electrical grade indicates temperature range "M" for military, "C" for commercial
- Z indicates package type "H" or "N"
- -VEE TI /H/9297-1 **Connection Diagrams Dual-In-Line Package** Metal Can Package BALANCE NC NC BALANCE INPUT INVERTING OUTPIIT 2 INPUT ОПТЕПТ NON-INVERTING BALANCE BALANCE v TL/H/9297-2 **Top View** TL/H/9297-4 Note: Pin 4 connected to case **Top View** Order Number LF441MH/883 Order Number LF441ACN, See NS Package Number H08A LF441CM or LF441CN See NS Package Number M08A or N08E BI-FET™ is a trademark of National Semiconductor Corporation.

© 1995 National Semiconductor Corporation TL/H/9297 RRD-B30M115/Printed in U. S. A.

# .F441 Low Power JFET Input Operational Amplifier


February 1995

| Absolute Maximum   | Ratings              |                                  |  |                      |                   |
|--|----------------------|----------------------------------|--|----------------------|-------------------|
| If Military/Aerospace specifi                                |                      |                                  |  | LF441A               | LF441             |
| please contact the Nation<br>Office/Distributors for availab |                      |                                  | Input Voltage Range<br>(Note 1)                | ±19V                 | ±15V              |
|  | LF441A               | LF441                            | Output Short Circuit                           |                      |                   |
| Supply Voltage   | ±22V                 | $\pm 18V$                        | Duration                                       | Continuous           | Continuous        |
| Differential Input Voltage                                   | $\pm 38V$            | $\pm 30V$                        |  |                      |                   |
|  | H Pac                | kage                             | N Package                                      | M Package            |                   |
| Power Dissipation<br>(Notes 2 and 9)                         | 670 (                | mW                               | 670 mW   |                      |                   |
| T <sub>j max</sub>   | 150                  | °C                               | 115°C  |                      |                   |
| θ <sub>i</sub> A(Typical)                                    |                      |                                  | 130°C/W  | 185°C/W              |                   |
| Board Mount in still air                                     | 165°0                |                                  |  |                      |                   |
| Board Mount in 400 LF/<br>min air flow                       | 65°C                 | :/W                              |  |                      |                   |
| $\theta_{iC}$  | 25°C                 | /W                               |  |                      |                   |
| Operating Temp. Range  | (Note                | e 3)                             | (Note 3)                                       |                      |                   |
| Storage Temp. Range  | $-65^{\circ}C \le T$ | $_{\sf A} \le 150^{\circ}{ m C}$ | $-65^\circ C \leq T_A \leq 150^\circ C$        |                      |                   |
| Lead Temperature<br>(Soldering, 10 seconds)                  | 300                  | °C                               | 260°C  |                      |                   |
| · - · ·  | LF441A               | LF441                            | See AN-450 "Surface                            | U                    |                   |
| Soldering Information<br>Dual-In-Line Package                |                      |                                  | on Product Reliability"<br>face mount devices. | for other methods of | of soldering sur- |
| Soldering (10 sec.)<br>Small Outline Package                 | 260°C                | 260°C                            | ESD Tolerance (Note 10                         | 0) Rating to         | be Determined     |
| Vapor Phase (60 sec.)<br>Infrared (15 sec.)                  | 215°C<br>220°C       | 215°C<br>220°C                   |  |                      |                   |
| DC Electrical Chara  | cteristics           | (Note 4)                         |  |                      |                   |


| Symbol                       | Parameter                             | Conditions  |                        | LF441A |                  |     | LF441 |       |     | Units |
|------------------------------|---------------------------------------|---|------------------------|--------|------------------|-----|-------|-------|-----|-------|
|                              | i arameter                            | Conditi   | Min                    | Тур    | Max              | Min | Тур   | Max   |     |       |
| V <sub>OS</sub> Input Offset | Input Offset Voltage                  | $R_{S} = 10 \text{ k}\Omega, T_{A}$   | = 25°C                 |        | 0.3              | 0.5 |       | 1     | 5   | mV    |
|                              |                                       | Over Temperatur   | e                      |        |                  |     |       |       | 7.5 | mV    |
| $\Delta V_{OS} / \Delta T$   | Average TC of Input<br>Offset Voltage | $R_{S} = 10 \text{ k}\Omega$ (Note 5)   |                        |        | 7                | 10  |       | 10    |     | μV/°C |
| l <sub>OS</sub>              | Input Offset Current                  | $V_{S} = \pm 15V$ (Notes 4 and 6)   | $T_j = 25^{\circ}C$    |        | 5                | 25  |       | 5     | 50  | pА    |
|                              |                                       |   | $T_j = 70^{\circ}C$    |        |                  | 1.5 |       |       | 1.5 | nA    |
|                              |                                       |   | T <sub>j</sub> = 125°C |        |                  | 10  |       |       |     | nA    |
| IB                           | Input Bias Current                    | $V_{S} = \pm 15V$<br>(Notes 4 and 6)  | $T_j = 25^{\circ}C$    |        | 10               | 50  |       | 10    | 100 | pА    |
|                              |                                       |   | Т <sub>ј</sub> = 70°С  |        |                  | 3   |       |       | 3   | nA    |
|                              |                                       |   | T <sub>j</sub> = 125°C |        |                  | 20  |       |       |     | nA    |
| R <sub>IN</sub>              | Input Resistance                      | $T_j = 25^{\circ}C$   |                        |        | 10 <sup>12</sup> |     |       | 1012  |     | Ω     |
| A <sub>VOL</sub>             | Large Signal Voltage<br>Gain          | $ \begin{array}{l} V_S=\pm 15V, V_O=\pm 10V,\\ R_L=10 \ k\Omega, \ T_A=25^\circ C \end{array} $ |                        | 50     | 100              |     | 25    | 100   |     | V/mV  |
|                              |                                       | Over Temperature  |                        | 25     |                  |     | 15    |       |     | V/mV  |
| Vo                           | Output Voltage Swing                  | $V_{S}=\pm 15V, R_{L}$  | = 10 kΩ                | ±12    | ±13              |     | ±12   | ±13   |     | V     |
| V <sub>CM</sub>              | Input Common-Mode<br>Voltage Range    |   |                        | ±16    | + 18,            | -17 | ±11   | + 14, | -12 | v     |
| CMRR                         | Common-Mode<br>Rejection Ratio        | ${\sf R}_{\sf S} \le$ 10 k $\Omega$   |                        | 80     | 100              |     | 70    | 95    |     | dB    |

| Symbol     | Parameter   |  | Conditions  |            | LF441A     |  |           | LF441     |              | Unit      |
|------------|---|--|---|------------|------------|--|-----------|-----------|--------------|-----------|
| Symbol     |   |  |   | Min        | Тур        | Max  | Min       | Тур       | Max          |           |
| PSRR       | Supply Voltage<br>Rejection Ratio   | (Note  | 97)   | 80         | 100        |  | 70        | 90        |              | dB        |
| s          | Supply Current  |  |   |            | 150        | 200  |           | 150       | 250          | μA        |
| AC E       | lectrical Charac  | terist   | tics (Note 4)   |            |            |  |           |           |              |           |
| Symbol     | Parameter   |  | Conditions  |            | LF441/     | ۱.   |           | LF441     |              | Unit      |
| ,          |   |  |   | Min        | Тур        | Max  | Min       | Тур       | Max          |           |
| SR         | Slew Rate   |  | $V_{S} = \pm 15V, T_{A} = 25^{\circ}C$  | 0.8        | 1          |  | 0.6       | 1         |              | V/µ       |
| àBW        | Gain-Bandwidth Product  |  | $V_{S} = \pm 15V, T_{A} = 25^{\circ}C$  | 0.8        | 1          |  | 0.6       | 1         |              | MH        |
| 'n         | Equivalent Input Noise V  | oltage/  | $\begin{array}{l} T_{A}=25^\circC,R_{S}=100\Omega,\\ f=1kHz \end{array}$        |            | 35         |  |           | 35        |              | nV/√      |
| 1          | Equivalent Input Noise C  | Current  | $T_A = 25^{\circ}C$ , f = 1 kHz   |            | 0.01       |  |           | 0.01      |              | pA/√      |
|            | efer to RETS441X for LF441MH n  | nilitany ene   |   |            |            |  |           |           |              |           |
| -          | ax. Power Dissipation is defined aranteed limits. Iuman body model, 1.5 k $\Omega$ in seri    | by the pac   | ckage characteristics. Operating the  | e part nea | ar the Max | . Power Di   | ssipation | may cause | e the part t | to operat |
| Note 10: H | aranteed limits.<br>Iuman body model, 1.5 kΩ in seri<br>cal Performance<br>Input Bias Current | by the pacies with 10<br>Cha   | ckage characteristics. Operating th<br>10 pF.<br>racteristics<br>Input Bias Cur |            | ar the Max |  |           | may cause | ·            | to operat |
| Note 10: H | aranteed limits.<br>łuman body model, 1.5 kΩ in seri<br>cal Performance                       | by the particular terms of the | ckage characteristics. Operating th<br>10 pF.<br>racteristics                   | rent       |            | 200<br>190<br>180<br>170<br>170<br>150<br>120<br>120<br>120<br>100 | Supply    | Current   | 20 25        | to operat |


3



Downloaded from Elcodis.com electronic components distributor



5



6

## **Application Hints**

This device is a low power op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain, eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.


The amplifier is biased to allow normal circuit operation with power supplies of  $\pm 3V$ . Supply voltages less than these may degrade the common-mode rejection and restrict the output voltage swing.

The amplifier will drive a 10 k $\Omega$  load resistance to  $\pm\,10V$ over the full temperature range.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket, as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to around.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input to AC ground) set the frequency of this pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency, of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.