January 2001



CLC522 Wideband Variable Gain Amplifier

General Description

The CLC522 variable gain amplifier (VGA) is a dc-coupled, two-quadrant multipliers with differential voltage inputs and a single-ended voltage output. Two input buffers and an output operational amplifier are integrated with the multiplier core and make the CLC522 a complete VGA system that does not require external buffering.


The CLC522 provides the flexibility of externally setting the maximum gain with only two external resistors. Greater than 40dB gain control is easily achieved through a single high impedance voltage input. The CLC522 provides a linear (in Volts per Volt) relationship between the amplifier's gain and the gain-control input voltage.

The CLC522's maximum gain may be set anywhere over a nominal range of 2V/V to 100V/V. The gain control input then provides attenuation from the maximum setting. For example, set for a maximum gain of 100V/V, the CLC522 will provide a 100V/V to 1V/V gain control range by sweeping the gain control input voltage from +1 to -0.98V.

Set at a maximum gain of 10V/V, the CLC522 provides a 165MHz signal channel bandwidth and a 165MHz gain control bandwidth. Gain nonlinearity over a 40dB gain range is 0.5% and gain accuracy at $A_{Vmax} = 10V/V$ is typically ±0.3%.

Features


- 330MHz signal bandwidth: A_{Vmax} = 2
- 165MHz gain control bandwidth
- 0.3° to 60MHz linear phase deviation
- 0.04% (–68dB) signal-channel non-linearity
- >40dB gain adjustment range



Differential or single end voltage inputsSingle-ended voltage output

Applications

- Variable attenuators
- Pulse amplitude equalizers
- HF modulators
- Automatic gain control & leveling loops
- Video production switching
- Differential line receivers
- Voltage controlled filters





Connection Diagram

© 2001 National Semiconductor Corporation DS012718

CLC522

Typical Application





Ordering Information

Package	Package Temperature Range		Package	NSC	
	Industrial		Marking	Drawing	
14-pin plastic DIP	–40°C to +85°C	CLC522AJP	CLC522AJP	N14A	
14-pin plastic SOIC	–40°C to +85°C	CLC522AJE	CLC522AJE	M14A, B	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Lead Temperature (Soldering 10 sec)

Operating Ratings

+300°C

CLC522

Supply Voltage	±7V
Short Circuit Current	80mA
Common-Mode Input Voltage	±V _{CC}
Maximum Junction Temperature	+200°C
Storage TemperatureRange	–65°C to +150°C

Thermal Resistanc	e	
Package	(θ_{JC})	(θ_{JA})
MDIP	55°C/W	100°C/W
SOIC	35°C/W	105°C/W

Electrical Characteristics $(V_{22} = \pm 5)V(A_{12}) = \pm 10^{\circ}B_{12} = 1820(B_{12} = \pm 1000)(V_{12} = \pm 11)V(A_{12} = \pm 1000)(V_{12} = \pm 1000)(V$

Symbol	Parameter	Conditions Typ		Min/Max Ratings (Note 2)			Units
Ambient Temperature		CLC522AJE, AJP	+25°C	+25°C	0 to +70°C	-40 to +85°C	
Frequenc	y Domain Response	1		1	1		
	-3dB Bandwidth (Note 7)	V _{OUT} <0.5V _{PP}	165	120	115	110	MHz
		V _{OUT} <5.0V _{PP}	150	100	95	90	MHz
	Gain Control Bandwidth (Note 5)	V _{OUT} < 0.5V _{PP}	165	120	115	110	MHz
	Gain Flatness	V _{OUT} < 0.5V _{PP}					
	Peaking (Note 7)	DC to 30MHz	0	0.1	0.1	0.1	dB
	Rolloff (Note 7)	DC to 30MHz	0.05	0.25	0.25	0.4	dB
	Linear Phase Deviation	DC to 60MHz	0.3	1.0	1.1	1.2	deg
	Feedthrough (Note 7), (Note 6)	30MHz	-62	-57	-57	-57	dB
Time Don	nain Response	1		1	1		
	Rise and Fall Time	0.5V Step	2.2	2.9	3.0	3.2	ns
		5.0V Step	3.0	5.0	5.0	5.0	ns
	Settling Time	2.0V Step to 0.1%	12	18	18	18	ns
	Overshoot	0.5V Step	2	15	15	15	%
	Slew Rate	4.0V Step	2000	1400	1400	1400	V/µs
Distortion	And Noise Response				1		
	2nd Harmonic Distortion (Note 7)	2V _{PP} , 20MHz	-50	-44	-44	-44	dBc
	3rd Harmonic Distortion (Note 7)	2V _{PP} , 20MHz	-65	-58	-56	-54	dBc
	Equivalent Input Noise	1 to 200MHz	5.8	6.2	6.5	6.8	nV/√Hz
	Noise Floor	1 to 200MHz	-152	-150	-149	-149	dBm (1Hz)
Gain Acc	uracy				1		. ,
	Signal Channel Nonlinearity (SGNL) (Note 4)	$V_{OUT} = \pm 2V_{PP}$	0.04	0.1	0.1	0.1	%
	Gain Control Nonlinearity (GCNL) (Note 4)	Full Range	0.5	2.0	2.2	3.0	%
	Gain Error (GACCU) (Note 4)	$A_{Vmax} = +10$	±0.0	±0.5	±0.5	±1.0	dB
	V _a High		+990	+990±60	+990±60	+990±60	mV
	V _g Low		-975	-975±80	-975±80	-975±80	mV
Static, DO	Performance					•	
	V _{IN} Voltage Range	Common Mode	±2.2	±1.2	±1.2	±1.4	V
	Bias Current (Note 4)		9	21	26	45	μA
	Average Drift		65	-	175	275	nA/°C
	Offset Current (Note 4)		0.2	2.0	3.0	4.0	μA
	Average Drift		5	-	30	40	nA/°C
	Resistance		1500	650	450	175	kΩ
	Capacitance		1.0	2.0	2.0	2.0	pF

Electrical Characteristics (Continued)

(V_{CC} = ±5 V; A_{Vmax} = +10; R_f = 1kΩ; R_g = 182Ω; R_L = 100Ω; V_g = +1.1V)

Symbol	Parameter	Conditions	Тур	Min/Ma	x Ratings	Units			
Static, DC Performance									
	V _g Bias Current		15	38	47	82	μA		
	Average Drift		125	-	300	600	nA/°C		
	Resistance		100	38	30	15	kΩ		
	Capacitance		1.0	2.0	2.0	2.0	pF		
	Output Voltage Range	$R_L = \infty$	±4.0	±3.7	±3.6	±3.5	V		
	Current		±70	±47	±40	±25	mA		
	Offset Voltage (Note 4)	$A_{Vmax} = +10$	25	85	95	120	mV		
	Average Drift		100	-	350	400	µV/°C		
	Resistance		0.1	0.2	0.3	0.6	Ω		
	I _{Rgmax}		1.8	1.37	1.26	1.15	mA		
	Power Supply Sensitivity (Note 7)	Output Referred	10	40	40	40	mV/V		
	Common Mode Rejection Ratio	Input Referred	70	59	59	59	dB		
ICC	Supply Current (Note 4)	R _L = ∞	46	61	62	63	mA		

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Note 3: AJE (SOIC) is tested/guaranteed with R_f = 866 Ω and R_g 165 Ω


Note 4: J-level: spec. is 100% tested at +25°C, sample tested at +85°C.

Note 5: Tested with V_{IN} = 0.2V and V_g <0.5V_{PP}


Note 6: Feedthrough is tested at maximum attenuation (i.e., $V_g = -1.1V$

Note 7: J-level, spec is sample tested at 25°C.

Typical Performance Characteristics




Frequency Response (A_{Vmax} =10)




Typical Performance Characteristics (Continued)


Frequency Response (A_{Vmax} =100)




PSRR and CMRR (input Referred)




Feed-Through Isolation




Gain Flatness & Linear Phase Deviation





Large Signal Frequency Response




CLC522


CLC522


Typical Performance Characteristics (Continued)


Large & Small Signal Pulse Response




Gain Control Settling Time & Delay









Long Term Settling Time



Short Term Settling Time



Settling Time vs. Capacitive Load



Typical Performance Characteristics (Continued)

0.10

0.08

0.06

0.04

0.02

DS012718-21

0

1

0

Phase

fferential

ä

4.43 MHz

Positive Sync

 $A_{Vmax} = +2$

= 1.0V

= 0.0V

Settling Time vs. Gain

Differential Gain & Phase

Phase,

٧_g

Gain, V_g'

=

0.0V

= 1.0V

2

Phase, V_g

٧_g

3

Gain,

Number of 150Ω Loads

0.10

0.08

0.06


0.04

0.02


0

1


Differential Gain (%)





Differential Gain & Phase

















Typical Performance Characteristics (Continued)


-1dB Compression at Maximum Gain



Application Division

Theory of Operation

The CLC522 is a linear wideband variable gain amplifier as illustrated in *Figure 1*. A voltage input signal may be applied differentially between the two inputs $(+V_{IN}, -V_{IN})$, or single-endedly by grounding one of the unused inputs.



The CLC522 input buffers convert the input voltage to a current (I_{Rg}) that is a function of the differential input voltage ($V_{INPUT} = +V_{IN} - -V_{IN}$) and the value of the gain-setting resistor (R_g). This current (I_{Rg}) is then mirrored to a gain stage with a current gain of 1.85. The voltage controlled two-quadrant multiplier attenuates this current which is then converted to a voltage via the output amplifier. This output amplifier is a current-feedback op amp configured as a transimpedance amplifier. Its transimpedance gain is the feedback resistor (R_f). The input signal, output, and gain control are all voltages. The output voltage can easily be calculated as seen in Eq. 1.

$$V_{OUT} = I_{R_g} \cdot 1.85 \cdot \left[\frac{V_g + 1}{2}\right] \cdot R_f$$
(1)

SINCE
$$I_{R_g} = \frac{V_{INPUT}}{R_g}$$

 $A_V = 1.85 \cdot \frac{R_f}{R_g} \cdot \left[\frac{V_g + 1}{2}\right]$ (2)

The gain of the CLC522 is therefore a function of three external variables; R_g, R_f and V_g as expressed in Eq. 2. The gain control voltage (V) has an ideal input range of $-1V \le V_g$ + 1V. At V_g = + 1V, the gain of the CLC522 is at its maximum as expressed in Eq. 3.

$$A_{V_{max}} = 1.85 \frac{R_f}{R_g}$$
(3)

Notice also that Eq. 3 holds for both differential and singleended operation.

Choosing R_f and R_a

 R_g is calculated from Equation 4. $V_{\text{input}_{\text{max}}}$ is the maximum peak

$$R_g = rac{V_{input_{max}}}{I_{R_g_{max}}}$$
 (4)

input voltage (V_{pk}) determined by the application. I_{Rgmax} is the maximum allowable current through R_g and is typically 1.8mA. Once A_{Vmax} is determined from the minimum input and desired output voltages, R_f is then determined using Eq. 5. These values of R_f and R_g are

$$R_{f} = \frac{1}{1.85} * R_{g} * A_{V_{max}}$$
 (5)

the minimum possible values that meet the input voltage and maximum gain constraints. Scaling the resistor values will decrease bandwidth and improve stability.

Application Division (Continued)





FIGURE 2. Bandwidth vs. $V_{inputmax}$ vs. A_{vmax}

Figure 2 illustrates the resulting CLC522 bandwidths as a function of the maximum and minimum input voltages when V_{out} is held constant at $1V_{pp}$.

Adjusting Offsets

Treating the offsets introduced by the input and output stages of the CLC522 is easily accomplished with a two step process. The offset voltage of the output stage is treated by first applying -1.1Volts on V_g, which effectively isolates the input stage and multiplier core from the output stage.



As illustrated in *Figure 3*, the trip pot located at R14 on the CLC522 Evaluation Board should then be adjusted in order to null the offset voltage seen at the CLC522's output (pin 10). Once this is accomplished, the offset errors introduced by the input stage and multiplier core can then be treated. The second step requires the absence of an input signal and matched source impedances on the two input pins in order to cancel the bias current errors. This done then +1.1Volts should be applied to V_g and the trip pot located at R10 adjusted in order to mull the offset voltage seen at the CLC522's output. If a more limited gain range is anticipated, the above adjustments should be made at these operating points.


Gain Errors

The CLC522's gain equation as theoretically expressed in Eq. 2 must include the device's error terms in order to yield

the actual gain equation. Each of the gain error terms are specified in the Electrical Characteristics table and are defined below and illustrated in *Figure 4*.

 $\begin{array}{l} \textbf{GACCU}: error \ of \ A_{Vmax}, \ expressed \ as \ \pm dB. \\ \textbf{GCNL}: deviation \ from \ theoretical \ expressed \ as \ \pm \end{array}$

 $\begin{array}{l} V_{g_{high}}: \text{voltage on } V_g \text{ producing } A_{Vmax}. \\ V_{g_{low}}: \text{voltage on } V_g \text{ producing } A_{Vmin} = 0 \text{V/V}. \\ \Delta V_{g_{high}}, \Delta V_{g_{low}}: \text{ error of } V_{g_{high}}, V_{g_{low}} \text{ expressed as } \pm \text{mV}. \end{array}$





Combining these error terms with Eq. 2 gives the "gain envelope" equation and is expressed in Eq. 7. From the Electrical Characteristics table, the nominal endpoint values of V_g are: V_{ghiah} = 990mV and V_{glow} = -975mV.

$$A_{v} = A_{vmax} \left[\frac{10 \frac{+GACCU}{20} \left[V_{g} - V_{g_{low}} \pm \Delta V_{g_{low}} \right]}{\left[V_{ghigh} \pm \Delta V_{ghigh} - V_{g_{low}} \pm \Delta V_{g_{low}} \right]} \pm (1 - V_{g}^{2}) GCNL \right]$$

(6)

Signal-Channel Nonlinearity

Signal-channel nonlinearity, SGNL, also known as integral endpoint linearity, measures the non-linearity of an amplifier's voltage transfer function. The CLC522's SGNL, as it is specified in the Electrical Characteristics table, is measured while the gain is set at its maximum (i.e. V_g =+1.1V). The Typical Performance Characteristics plot lableled "SGNL & Gain vs V_g " illustrates the CLC522's SGNL as V_g is swept through its full range. As can be seen in this plot, when the gain as reduced from $A_{V_{max}}$, SGNL improves to <0.02%(-74cB) at V_g =0 and then degrades somewhat at the lowest gains.

Noise


Figure 5 describes the CLC522's input-referred spot noise density as a function of $A_{V_{max}}$. The plot includes all the noise contributing terms. At $A_{V_{max}} = 10V/V$, the CLC522 has a typical input referred spot noise density (e_{ni}) of 5.8nV/ \sqrt{Hz} . The input RMS voltage noise can be determined from the following single-pole model:

Application Division (Continued)

$V_{RMS} = e_{in * \sqrt{1.57 * (-3dB bandwidth)}}$

(7)


Further discussion and plots of noise and the noise model is provided in Application Note OA-23. National also provides SPICE models that model internal noise and other parameters for a typical part.






Circuit Layout Considerations

Please refer to the CLC522 Evaluation Board literature for precise layout guidelines. Good high-frequency operation requires all of the de-coupling capacitors shown in to be placed as close as possible to the power supply pins in order to insure a proper high-frequency low-impedance bypass.



Adequate ground plane and low-inductive power returns are also required of the layout. Minimizing the parasitic capacitances at pins 3, 4, 5, 6, 9, 10 and 12 as shown in *Figure 7* will assure best high frequency performance.



Vref (pin 9) to ground should include a small resistor value of 25 ohms or greater to buffer the internal voltage follower. The parasitic inductance of component leads or traces to pins 4, 5 and 9 should also be kept to a minimum. Parasitic or load capacitance, C_L , on the output (pin 10) degrades phase margin and can lead to frequency response peaking or circuit oscillation. This should be treated with a small series resistor between output (pin 10) and C_L (see the plot "Settling Time vs. Capacitive Load" for a recommended series resistance).

Component parasitics also influence high frequency results, therefore it is recommended to use metal film resistors such as RN55D or leadless components such as surface mount devices. High profile sockets are not recommended. If socketing is necessary, it is recommended to use low impedance flush mount connector jacks such as Cambion (P/N 450-2598).

Application Circuits

Four-Quadrant Multiplier

Applications requiring multiplication, squaring or other non-linear functions can be implemented with four-quadrant multipliers. The CLC522 implements a four-quadrant multiplier as illustrated in *Figure 8*.





FIGURE 8.

Application Division (Continued)


Frequency Shaping

Frequency shaping the bandwidth extension of the CLC522 can be accomplished using parallel networks connected across the $\rm R_g$ ports. The network shown in the *Figure 9* schematic will effectively extend the CLC522's bandwidth.




2nd Order Tuneable Bandpass Filter

The CLC522 Variable-Gain Amplifier placed into feedback loops provide signal processing functions such as 2nd order tuneable bandpass filters. The center frequency of the 2nd order bandpass illustrated on the front page is adjusted through the use of the CLC522's gain-control voltage, V_g . The integrators implemented with two CLC420s, provide the coefficients for the transfer function.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Pin MDIP NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com
 National Semiconductor Europe

 Beax: 1-800-737-7018 Email: support@nsc.com
 Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

 Www.national.com
 Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.