## Quad 12MHz Rail-to-Rail Input-Output Buffer

## élantec.

The EL5421 is a quad, low power, high voltage rail-to-rail input-output buffer. Operating on supplies ranging from 5 V to 15 V , while consuming only $500 \mu \mathrm{~A}$ per channel, the EL5421 has a bandwidth of 12MHz (-3dB). The EL5421 also provides rail-to-rail input and output ability, giving the maximum dynamic range at any supply voltage.

The EL5421 also features fast slewing and settling times, as well as a high output drive capability of 30 mA (sink and source). These features make the EL5421 ideal for use as voltage reference buffers in Thin Film Transistor Liquid Crystal Displays (TFT-LCD). Other applications include battery power, portable devices and anywhere low power consumption is important.

The EL5421 is available in a space saving 10 Ld MSOP package and operates over a temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Pinout

EL5421
(10 LD MSOP)
TOP VIEW


## Features

- 12 MHz -3dB bandwidth
- Unity gain buffer
- Supply voltage $=4.5 \mathrm{~V}$ to 16.5 V
- Low supply current (per buffer) $=500 \mu \mathrm{~A}$
- High slew rate $=10 \mathrm{~V} / \mu \mathrm{s}$
- Rail-to-rail operation
- "Mini" SO package (MSOP)
- Pb-free plus anneal available (RoHS compliant)


## Applications

- TFT-LCD drive circuits
- Electronics notebooks
- Electronics games
- Personal communication devices
- Personal digital assistants (PDA)
- Portable instrumentation
- Wireless LANs
- Office automation
- Active filters
- ADC/DAC buffers


## Ordering Information

| PART <br> NUMBER | PART <br> MARKING | PACKAGE | PKG. DWG. \# |
| :--- | :--- | :--- | :--- |
| EL5421CY | F | 10 Ld MSOP | MDP0043 |
| EL5421CY-T7* | F | 10 Ld MSOP | MDP0043 |
| EL5421CY-T13* | F | 10 Ld MSOP | MDP0043 |
| EL5421CYZ <br> (Note) | BCAAA | 10 Ld MSOP <br> (Pb-Free) | MDP0043 |
| EL5421CYZ-T7* <br> (Note) | BCAAA | 10 Ld MSOP <br> (Pb-Free) | MDP0043 |
| EL5421CYZ-T13* <br> (Note) | BCAAA | 10 Ld MSOP <br> (Pb-Free) | MDP0043 |

*Please refer to TB347 for details on reel specifications.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

```
Absolute Maximum Ratings \(\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)\)
```



```
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\mathrm{V}_{\mathrm{S}^{-}}-0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{+}}+0.5 \mathrm{~V}\)
Maximum Continuous Output Current . . . . . . . . . . . . . . . . . . . 30mA
```


## Thermal Information

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves
Maximum Die Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . +125² C
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ to $0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 4) | TYP | MAX <br> (Note 4) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| VOS | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 2 | 12 | mV |
| $\mathrm{TCV}_{\mathrm{OS}}$ | Average Offset Voltage Drift | (Note 1) |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 2 | 50 | nA |
| $\mathrm{R}_{\text {IN }}$ | Input Impedance |  |  | 1 |  | $\mathrm{G} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.35 |  | pF |
| $A_{V}$ | Voltage Gain | $-4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq 4.5 \mathrm{~V}$ | 0.995 |  | 1.005 | V/V |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Swing Low | $\mathrm{I}_{\mathrm{L}}=-5 \mathrm{~mA}$ |  | -4.92 | -4.85 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}$ | 4.85 | 4.92 |  | V |
| ISC | Short Circuit Current | Short to GND (Note 2) | $\pm 80$ | $\pm 120$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}$ is moved from $\pm 2.25 \mathrm{~V}$ to $\pm 7.75 \mathrm{~V}$ | 60 | 80 |  | dB |
| IS | Supply Current (Per Buffer) | No load |  | 500 | 750 | $\mu \mathrm{A}$ |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 3) | $-4.0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 4.0 \mathrm{~V}, 20 \%$ to $80 \%$ | 7 | 10 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{t}_{\mathrm{S}}$ | Settling to +0.1\% | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ step |  | 500 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 12 |  | MHz |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 75 |  | dB |

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ to $2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | $\begin{gathered} \text { MIN } \\ \text { (Note 4) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ (\text { Note 4) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ |  | 2 | 10 | mV |
| TCV ${ }_{\text {OS }}$ | Average Offset Voltage Drift | (Note 1) |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ |  | 2 | 50 | nA |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Impedance |  |  | 1 |  | GW |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.35 |  | pF |
| $A_{V}$ | Voltage Gain | $0.5 \leq \mathrm{V}_{\text {OUT }} \leq 4.5 \mathrm{~V}$ | 0.995 |  | 1.005 | V/V |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low | $\mathrm{L}_{\mathrm{L}}=-5 \mathrm{~mA}$ |  | 80 | 150 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}$ | 4.85 | 4.92 |  | V |
| ISC | Short Circuit Current | Short to GND (Note 2) | $\pm 80$ | $\pm 120$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}$ is moved from 4.5V to 15.5 V | 60 | 80 |  | dB |
| Is | Supply Current (Per Buffer) | No load |  | 500 | 750 | $\mu \mathrm{A}$ |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 3) | $1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 4 \mathrm{~V}, 20 \%$ to $80 \%$ | 7 | 10 |  | V/ $/ \mathrm{s}$ |
| ts | Settling to +0.1\% | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ step |  | 500 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 12 |  | MHz |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 75 |  | dB |

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ to $7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 4) | TYP | MAX <br> (Note 4) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OS}}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=7.5 \mathrm{~V}$ |  | 2 | 14 | mV |
| $\mathrm{TCV}_{\text {OS }}$ | Average Offset Voltage Drift | (Note 1) |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=7.5 \mathrm{~V}$ |  | 2 | 50 | nA |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Impedance |  |  | 1 |  | $\mathrm{G} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.35 |  | pF |
| $A_{V}$ | Voltage Gain | $0.5 \leq \mathrm{V}_{\mathrm{OUT}} \leq 14.5 \mathrm{~V}$ | 0.995 |  | 1.005 | V/V |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Swing Low | $I_{L}=-5 m A$ |  | 80 | 150 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}$ | 14.85 | 14.92 |  | V |
| ISC | Short Circuit Current | Short to GND (Note 2) | $\pm 80$ | $\pm 120$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}$ is moved from 4.5 V to 15.5 V | 60 | 80 |  | dB |
| Is | Supply Current (Per Buffer) | No load |  | 500 | 750 | $\mu \mathrm{A}$ |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 3) | $1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 14 \mathrm{~V}, 20 \%$ to $80 \%$ | 7 | 10 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{S}}$ | Settling to +0.1\% | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ step |  | 500 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 12 |  | MHz |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 75 |  | dB |

NOTES:

1. Measured over the operating temperature range
2. Limits established by characterization and are not production tested.
3. Slew rate is measured on rising and falling edges
4. Parts are $100 \%$ tested at $+25^{\circ}$ C. Over-temperature limits established by characterization and are not production tested

## Typical Performance Curves



FIGURE 1. INPUT OFFSET VOLTAGE DISTRIBUTION


FIGURE 3. INPUT OFFSET VOLTAGE vs TEMPERATURE


FIGURE 5. OUTPUT HIGH VOLTGE vs TEMPERATURE


INPUT OFFSET VOLTAGE DRIFT, $\mathrm{TCV}_{\mathrm{OS}}\left(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)$
FIGURE 2. INPUT OFFSET VOLTAGE DRIFT


FIGURE 4. INPUT BIAS CURRENT vs TEMPERATURE


FIGURE 6. OUTPUT LOW VOLTAGE vs TEMPERATURE

## Typical Performance Curves



FIGURE 7. VOLTAGE GAIN vs TEMPERATURE


FIGURE 9. SUPPLY CURRENT PER CHANNEL vs TEMPERATURE


FIGURE 11. FREQUENCY RESPONSE FOR VARIOUS $R_{L}$


FIGURE 8. SLEW RATE vs TEMPERATURE


FIGURE 10. SUPPLY CURRENT PER CHANNEL vs SUPPLY VOLTAGE


FIGURE 12. FREQUENCY RESPONSE FOR VARIOUS $C_{L}$

## Typical Performance Curves



FIGURE 13. OUT PUT IMPEDANCE vs FREQUENCY


FIGURE 15. PSRR vs FREQUENCY


FIGURE 17. TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY


FIGURE 14. MAXIMUM OUTPUT SWING vs FREQUENCY


FIGURE 16. INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY


FIGURE 18. CHANNEL SEPARATION vs FREQUENCY RESPONSE

## Typical Performance Curves



FIGURE 19. SMALL SIGNAL OVERSHOOT vs LOAD CAPACITANCE


FIGURE 21. LARGE SIGNAL TRANSIENT RESPONSE


FIGURE 20. SETTLING TIME vs STEP SIZE


FIGURE 22. SMALL SIGNAL TRANSIENT REPOSNE

Pin Descriptions

| PIN NUMBER | PIN NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: |
| 1 | VOUTA | Buffer A Output | CIRCUIT 1 |
| 2 | VINA | Buffer A Input | CIRCUIT 2 |
| 3 | VS+ | Positive Power Supply |  |
| 4 | VINB | Buffer B Input | (Reference Circuit 1) |
| 5 | VOUTB | Buffer B Output | (Reference Circuit 2) |
| 6 | VOUTC | Buffer C Output | (Reference Circuit 2) |
| 7 | VINC | Buffer C Input | (Reference Circuit 1) |
| 8 | VS- | Negative Power Supply |  |
| 9 | VIND | Buffer D Input | (Reference Circuit 2) |
| 10 | VOUTD | Buffer D Output | (Reference Circuit 1) |

## Applications Information

## Product Description

The EL5421 unity gain buffer is fabricated using a high voltage CMOS process. It exhibits rail-to-rail input and output capability, and has low power consumption ( $500 \mu \mathrm{~A}$ per buffer). These features make the EL5421 ideal for a wide range of general-purpose applications. When driving a load of $10 \mathrm{k} \Omega$ and 12 pF , the EL5421 has a -3dB bandwidth of 12 MHz and exhibits $10 \mathrm{~V} / \mu$ s slew rate.

## Operating Voltage, Input, and Output

The EL5421 is specified with a single nominal supply voltage from 5 V to 15 V or a split supply with its total range from 5 V to 15 V . Correct operation is guaranteed for a supply range of 4.5 V to 16.5 V . Most EL5421 specifications are stable over both the full supply range and operating temperatures of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Parameter variations with operating voltage and/or temperature are shown in the typical performance curves.

The output swings of the EL5421 typically extend to within 80 mV of positive and negative supply rails with load currents of 5 mA . Decreasing load currents will extend the output
voltage range even closer to the supply rails. Figure 23 shows the input and output waveforms for the device. Operation is from $\pm 5 \mathrm{~V}$ supply with a $10 \mathrm{k} \Omega$ load connected to GND. The input is a $10 V_{P-P}$ sinusoid. The output voltage is approximately $9.985 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$.


FIGURE 23. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

## Short Circuit Current Limit

The EL5421 will limit the short circuit current to $\pm 120 \mathrm{~mA}$ if the output is directly shorted to the positive or the negative supply. If an output is shorted indefinitely, the power
dissipation could easily increase such that the device may be damaged. Maximum reliability is maintained if the output continuous current never exceeds $\pm 30 \mathrm{~mA}$. This limit is set by the design of the internal metal interconnects.

## Output Phase Reversal

The EL5421 is immune to phase reversal as long as the input voltage is limited from $\mathrm{V}_{\mathrm{S}^{-}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{S}^{+}}+0.5 \mathrm{~V}$. Figure 24 shows a photo of the output of the device with the input voltage driven beyond the supply rails. Although the device's output will not change phase, the input's overvoltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6 V , electrostatic protection diodes placed in the input stage of the device begin to conduct and overvoltage damage could occur.


FIGURE 24. OPERATION WITH BEYOND-THE-RAILS INPUT

## Power Dissipation

With the high-output drive capability of the EL5421 buffer, it is possible to exceed the $+125^{\circ} \mathrm{C}$ 'absolute-maximum junction temperature' under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the buffer to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$
\begin{equation*}
P_{\text {DMAX }}=\frac{T_{J M A X}-T_{A M A X}}{\Theta_{J A}} \tag{EQ.1}
\end{equation*}
$$

where:
$T_{\text {JMAX }}=$ Maximum junction temperature
$\mathrm{T}_{\text {AMAX }}=$ Maximum ambient temperature
$\theta_{\mathrm{JA}}=$ Thermal resistance of the package
$P_{\text {DMAX }}=$ Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$
\begin{equation*}
P_{\text {DMAX }}=\Sigma i\left[V_{S} \times I_{S M A X}+\left(V_{S^{+}}-V_{\text {OUT }} i\right) \times I_{\text {LOAD }}{ }^{i}\right] \tag{EQ.2}
\end{equation*}
$$

when sourcing, and:

$$
\begin{equation*}
\mathrm{P}_{\text {DMAX }}=\Sigma \mathrm{i}\left[\mathrm{~V}_{\left.\left.\mathrm{S} \times \mathrm{I}_{\text {SMAX }}+\left(\mathrm{V}_{\text {OUT }} \mathrm{i}-\mathrm{V}_{\mathrm{S}^{-}}\right) \times \mathrm{I}_{\text {LOAD }} \mathrm{i}\right] .\right] .}\right. \tag{EQ.3}
\end{equation*}
$$

when sinking.
Where:

$$
\begin{aligned}
& \mathrm{i}=1 \text { to } 4 \text { for quad } \\
& \mathrm{V}_{\mathrm{S}}=\text { Total supply voltage } \\
& \text { ISMAX } \text { = Maximum supply current per channel } \\
& \mathrm{V}_{\text {OUT }} \text { = Maximum output voltage of the application } \\
& \text { I LOAD }^{\mathrm{L}}=\text { Load current }
\end{aligned}
$$

If we set the two $P_{\text {DMAX }}$ equations equal to each other, we can solve for $\mathrm{R}_{\text {LOAD }}$ ito avoid device overheat. Figures 25 and 26 provide a convenient way to see if the device will overheat. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the previous equation, it is a simple matter to see if $P_{\text {DMAX }}$ exceeds the device's power derating curves. To ensure proper operation, it is important to observe the recommended derating curves shown in Figures 25 and 26.


FIGURE 25. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 26. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE

## Unused Buffers

It is recommended that any unused buffer have the input tied to the ground plane.

## Driving Capacitive Loads

The EL5421 can drive a wide range of capacitive loads. As load capacitance increases, however, the -3dB bandwidth of the device will decrease and the peaking increase. The buffers drive 10 pF loads in parallel with $10 \mathrm{k} \Omega$ with just 1.5 dB of peaking, and 100 pF with 6.4 dB of peaking. If less peaking is desired in these applications, a small series resistor (usually between $5 \Omega$ and $50 \Omega$ ) can be placed in series with the output. However, this will obviously reduce the gain slightly. Another method of reducing peaking is to add a "snubber" circuit at the output. A snubber is a shunt load consisting of a resistor in series with a capacitor. Values of $150 \Omega$ and 10 nF are typical. The advantage of a snubber is that it does not draw any DC load current or reduce the gain.

## Power Supply Bypassing and Printed Circuit Board Layout

The EL5421 can provide gain at high frequency. As with any high-frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the $\mathrm{V}_{\mathrm{S}^{-}}$pin is connected to ground, a $0.1 \mu \mathrm{~F}$ ceramic capacitor should be placed from $\mathrm{V}_{\mathrm{S}^{+}}$to pin to $\mathrm{V}_{\mathrm{S}^{-}}$pin. A $4.7 \mu \mathrm{~F}$ tantalum capacitor should then be connected in parallel, placed in the region of the buffer. One $4.7 \mu \mathrm{~F}$ capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.

Mini SO Package Family (MSOP)


MDP0043
MINI SO PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MSOP8 | MSOP10 | TOLERANCE |  |
| A | 1.10 | 1.10 | Max. | - |
| A1 | 0.10 | 0.10 | $\pm 0.05$ | - |
| A2 | 0.86 | 0.86 | $\pm 0.09$ | - |
| b | 0.33 | 0.23 | $+0.07 /-0.08$ | - |
| c | 0.18 | 0.18 | $\pm 0.05$ | - |
| D | 3.00 | 3.00 | $\pm 0.10$ | 1,3 |
| E | 4.90 | 4.90 | $\pm 0.15$ | - |
| E1 | 3.00 | 3.00 | $\pm 0.10$ | 2,3 |
| e | 0.65 | 0.50 | Basic | - |
| L | 0.55 | 0.55 | $\pm 0.15$ | - |
| L1 | 0.95 | 0.95 | Basic | - |
| N | 8 | 10 | Reference | - |

Rev. D 2/07
NOTES:

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
