ANALOG DEVICES

Integrated Circuit Precision Instrumentation Amplifier

AD521

FEATURES

Programmable Gains from 0.1 to 1000 Differential Inputs High CMRR: 110dB min Low Drift: $2\mu V/^{\circ}$ C max (L) Complete Input Protection, Power ON and Power OFF Functionally Complete with the Addition of Two Resistors Internally Compensated Gain Bandwidth Product: 40MHz Output Current Limited: 25mA Very Low Noise: $0.5\mu V$ p-p, 0.1Hz to 10Hz, RTI @ G = 1000 Chips are Available

Not Re

PRODUCT DESCRIPTION The AD521 is a second generation for the second periods as a true instrumentation amplifier, the AD521 is a gain both of differential inputs and an accurately programmable input/ output gain relationship.


The AD521 IC instrumentation amplifier should not be confused with an operational amplifier, although several manufacturers (including Analog Devices) offer op amps which can be used as building blocks in variable gain instrumentation amplifier circuits. Op amps are general-purpose components which, when used with precision-matched external resistors, can perform the instrumentation amplifier function.

An instrumentation amplifier is a precision differential voltage gain device optimized for operation in a real world environment, and is intended to be used wherever acquisition of a useful signal is difficult. It is characterized by high input impedance, balanced differential inputs, low bias currents and high CMR.

As a complete instrumentation amplifier, the AD521 requires only two resistors to set its gain to any value between 0.1 and 1000. The ratio matching of these resistors does not affect the high CMRR (up to 120dB) or the high input impedance ($3 \times 10^9 \Omega$) of the AD521. Furthermore, unlike most operational amplifier-based instrumentation amplifiers, the inputs are protected against overvoltages up to ±15 volts beyond the supplies.

The AD521 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical "J" grade, the low drift "K" grade, and the lower drift, higher linearity "L" grade are specified from 0 to

PIN CONFIGURATION



+70°C. The "S" grade guarantees performance to specification over the extended temperature range: -55°C to +125°C.

PRODUCT HIGHLIGHTS

5 The AD521 is a true instrumentation amplifier in integrated induit form offering the user performance comparable to many modular computering amplifiers at a fraction of the cost.

- The AD521 has low guaranteed input other voltage drift (2μV/°C for L grade) and low noise for prefs on high gain applications.
- The AD521 is functionally complete with the addition of two resistors. Gain can be preset from 0.1 to more than 1000.
- 4. The AD521 is fully protected for input levels up to 15V beyond the supply voltages and 30V differential at the inputs.
- 5. Internally compensated for all gains, the AD521 also offers the user the provision for limiting bandwidth.
- 6. Offset nulling can be achieved with an optional trim pot.
- 7. The AD521 offers superior dynamic performance with a gain-bandwidth product of 40MHz, full peak response of 100kHz (independent of gain) and a settling time of $5\mu s$ to 0.1% of a 10V step.

AD521 — **SPECIFICATIONS** (typical @ $V_s = \pm 15V$, $R_L = 2k\Omega$ and $T_A = +25^{\circ}C$ unless otherwise specified)

MODEL	AD521JD	AD521KD	AD521LD	AD521SD (AD521SD/883B)
GAIN				
Range (For Specified Operation, Note 1)	1 to 1000			•
Equation	$G = R_S/R_G V/V$	•	•	•
Error from Equation	(±0.25-0.004G)%	•	•	•
Nonlinearity (Note 2)				
1≤G≤1000	0.2% max	•	0.1% max	•
Gain Temperature Coefficient	±(3 ±0.05G)ppm/°C	•	•	±(15 ±0.4G)ppm/°
OUTPUT CHARACTERISTICS				
Rated Output	±10V, ±10mA min	•	•	•
Output at Maximum Operating Temperature	±10V @ 5mA min			
Impedance	0.1Ω	•	•	•
DYNAMIC RESPONSE				
Small Signal Bandwidth (±3dB)				
G = 1	>2MHz	•	•	•
G = 10	300kHz			
G = 100	200kHz			:
G = 1000	40kHz	-		•
Small Signal, ±1.0% Flatness	261.11			
G = 1	75kHz			
G = 10 G = 100	26k Hz 24k Hz			
G = 100 G = 1000	6kHz			
Full Peak Response (Note 3)	100kHz			•
Siew Rate, $1 \le G \le 1000$	100kHz 10V/µs			•
Settling Time (any 10V step to within 10mV of Final Value)	20 T 1 M 5			
G = 1	7μs			•
G = 10	5µs			•
G = 100	10µs		•	•
AT = 1000	35µs		•	•
Differential Overload Recovery (±30V Input to within				
10 V of Finit Value (Note 4) G = 1000				
G = 100 (2)	50µs	•	•	•
Common Mode Step Decovery (70) input to within	0 T2			
10mV of Final Value) (Note 5)				
G = 1000	10µs	•	•	•
VOLTAGE OFFSET (may be nulled)				
Input Offset Voltage (VOS1)	Shavan n	1.5mV max (0.5mV typ)	1.0mV max (0.5mV typ)	••
vs. Temperature	TSHUNCON (7 DAVEN)	$\int 5\mu V/^{\circ} C \max(1.5\mu V/^{\circ} C typ)$	$2\mu V/^{\circ}C \max$	••
vs. Supply	3µV/% ~ ()	570-	·	•
Output Offset Voltage (VOS0)	400mV max (200mV typ)	(200m/ max (30mV typ)	100mV max	••
vs. Temperature	400µV/°C max (150µV/°C typ) +39µV/°C max (50µV/°C typ)) $75\mu V/^{\circ}C \max$	
vs. Supply (Note 6)	0.005V _{OS0} /%	· · · U/(2)1		•
INPUT CURRENTS				
Input Bias Current (either input)	80nA max	40nA max		D **
vs. Temperature	1nA/°C max	500pA/°C max		n-
vs. Supply	2%/V		(6)	$ \cap _{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_$
Input Offset Current	20nA max	10nA max		אווווצי
vs. Temperature	250pA/°C max	125pA/°C max	••	
INPUT				
Differential Input Impedance (Note 7)	3 x 10 ⁹ Ω 1.8pF	•	•	•
Common Mode Input Impedance (Note 8)	6 x 10 ¹⁰ Ω 3.0pF	•	•	•
Input Voltage Range for Specified Performance				
(with respect to ground)	±10V	•		
Maximum Voltage without Damage to Unit, Power ON				
or OFF Differential Mode (Note 9)	30V	•	•	•
Voltage at either input (Note 9)	V _S ±15V	•	•	•
Common Mode Rejection Ratio, DC to 60Hz with $1k\Omega$				
source unbalance G = 1				
	70dB min (74dB typ)	74dB min (80dB typ)	•••	••
G = 10 G = 100	90dB min (94dB typ)	94dB min (100dB typ)	••	••
G = 100 G = 1000	100dB min (104dB typ)	104dB min (114dB typ)	••	••
NOISE	100dB min (110dB typ)	110dB min (120dB typ)	••	••
	(m. m. m			
Voltage RTO (p-p) @ 0.1Hz to 10Hz (Note 10) RMS RTO, 10Hz to 10kHz	$\sqrt{(0.5G)^2 + (225)^2} \mu V$	•	•	•
	$\sqrt{(1.2G)^2 + (50)^2 \mu V}$	•	1	•
Input Current, rms, 10Hz to 10kHz	15pA (rms)	•	-	•
REFERENCE TERMINAL				
Bias Current	3µA	•	•	•
Input Resistance	10MΩ	•	•	•
Voltage Range	±10V	•	•	•
Gain to Output	1	•	٠	
POWER SUPPLY				
Operating Voltage Range	±5V to ±18V	•	•	•
Quiescent Supply Current	5mA max		•	
TEMPERATURE RANGE				
	- 0 -			-55°C to +125°C
Specified Performance	0 to +70°C			
Specified Performance Operating Storage	0 to +70°C -25°C to +85°C -65°C to +150°C		•	-55°C to +125°C

*Specifications same as AD521JD. **Specifications same as AD521KD.

Specifications subject to change without notice.

1

Applying the AD521

NOTES:

1. Gains below 1 and above 1000 are obtained by simply adjusting the gain setting resistors. (Input voltage should be restricted to ±10V for gains equal to or less than 1.)

2. Nonlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output range of ± 9 volts. With a combination of high gain and ± 10 volt output swing, distortion may increase to as much as 0.3%.

3. Full Peak Response is the frequency below which a typical amplifier will produce full output swing.

4. Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed 30V differential input with 15V of common mode voltage, to within 10mV of final value. The test input is a 30V, 10µs pulse at a 1kHz rate. (When a differential signal of greater than 11V is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes temperure gradients and a corresponding change in offset voltage, as added thermal time constant, but will not damage

5. Common Mod e time it takes the amplifier to recover from a 30V commo with zero volts of differential signal to within 10r 161 test input is 30V, 10µs pulse at a 1kHz rate.

ORDERING GUIDE

Model	Temperature Range	Description	Package Option ¹
AD521JD	0°C to +70°C	14-Pin Ceramic DIP	D-14
AD521KD	0°C to +70°C	14-Pin Ceramic DIP	D-14
AD521LD	0°C to +70°C	14-Pin Ceramic DIP	D-14
AD521SD	-55°C to +125°C	14-Pin Ceramic DIP	D-14
AD521SD/883B ²	-55°C to +125°C	14-Pin Ceramic DIP	D-14
AD521J Chips	0°C to +70°C	Die	
AD521K Chips	0°C to +70°C	Die	
AD521S Chips	-55°C to +125°C	Die	

NOTES

¹For outline information see Package Information section. ²Standard military drawing available.

mon mode signal greater than VS -0.5V is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as an added thermal time constant, but will not damage the device.)


6. Output Offset Voltage versus Power Supply includes a constant 0.005 times the unnulled output offset per percent change in either power supply. If the output offset is nulled, the output offset change versus supply change is substantially reduced.

7. Differential Input Impedance is the impedance between the two inputs.

8. Common Mode Input Impedance is the impedance from either input to the power supplies.

9. Maximum Input Voltage (differential or at either input) is 30V when using ±15V supplies. A more general specification is that neither input may exceed either supply (even when $V_S = 0$) by more than 15V and that the difference between the two inputs must not exceed 30V. (See also Notes 4 and 5.)

10. 0.1Hz to 10Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise ovserved during 2 of 3 separate 10 second periods with the test circuit of Figure 8.



AD521

DESIGN PRINCIPLE

Figure 1 is a simplified schematic of the AD521. A differential input voltage, VIN, appears across RG causing an imbalance in the currents through Q_1 and Q_2 , $\Delta I = V_{IN}/R_G$. That imbalance is forced to flow in R_S because the collector currents of Q₃ and Q4 are constrained to be equal by their biasing (current mirror). These conditions can only be satisfied if the differential voltage across Rs (and hence the output voltage of the AD521) is equal to $\Delta I \times R_S$. The feedback amplifier, A_{FB}

X R_S or performs that function. Therefore, VOUT =




Figure 1. Simplified AD521 Schematic

APPLICATION NOTES FOR THE AD521

These notes ensure the AD521 will achieve the high level of performance necessary for many diversified IA applications.

- 1. Gains below 1 are realized by adjusting the gain setting resistors as shown in Figure 2 (the resistor, Rs between pins 10 and 13 should remain 100k Ω ±15%, see application note 3). For best results, the input voltage should be restricted to $\pm 10V$ even though the gain may be less than 1. See Figure 6 for gains above 1000.
- 2. Provide a return path to ground for input bias currents. The AD521 is an instrumentation amplifier, not an isolation amplifier. When using a thermocouple or other "floating" source, this return path may be provided directly to ground or indirectly through a resistor to ground from pins 1 and/ or 3, as shown in Figure 3. If the return path is not provided, bias currents will cause the output to saturate. The value of the resistor may be determined by dividing the maximum allowable common mode voltage for the application by the bias current of the instrumentation amplifier.
- 3. The resistors between pins 10 and 13, (R_{SCALE}) must equal 100k $\Omega \pm 15\%$ (Figure 2). If R_{SCALE} is too low (below 85k Ω) the output swing of the AD521 is reduced. At values below $80 \mathrm{k}\Omega$ and above $120 \mathrm{k}\Omega$ the stability of the AD521 may be impaired.

- 4. Do not exceed the allowable input signal range. The linearity of the AD521 decreases if the inputs are driven within 5 volts of the supply rails, particularly when the device is used at a gain less than 1. To avoid this possibility, attenuate the input signal through a resistive divider network and use the AD521 as a buffer, as shown in Figure 4. The resistor R/2 matches the impedance seen by both AD521 inputs so that the voltage offset caused by bias currents will be minimized.
- 5. Use the compensation pin (pin 9) and the applicable compensation circuit when the amplifier is required to drive a capacitive load. It is worth mentioning that coaxial cables can "invisibly" provide such capacitance since many popular coaxial cables display capacitance in the vicinity of 30pF per foot.

This compensation (bandwidth control) feature permits the user to fit the response of the AD521 to the particular application as illustrated by Figure 5. In cases of extremely high load capacitance the compensation circuit may be changed as follows:

- 1. Reduce 680Ω to 24Ω
- 2. Reduce 330 Ω to 7.5 Ω
- 3. Increase 1000pF to 0.1μ F
- 4. Set CX to 1000pF if no compensation was originally used. Otherwise, do not alter the original value.

llows stable operation for load capacitances up to , but limits the slew rate to approximately 0.16V/µs.

6. Signals have onents above the Instrumentation Amplifier's output amp fer desectioop bandwidth will be transmitted from V- to the convert with little or no attenuation. Therefore, it is advisable to supply line to the output common or to pin






Figure 2. Operating Connections for AD521

¹ For further details, refer to "An I.C. User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change," by A. Paul Brokaw. This application note is available from Analog Devices without charge upon request.




a). Transformer Coupled, Direct Return




NOT Ret

b). Thermocouple, Direct Return



c). AC Coupled, Indirect Return

Figure 3. Ground Returns for "Floating" Transducers



- 2. INPUT SIGNAL MUST BE REDUCED IN PROPORTION TO POWER SUPPLY VOLTAGE LEVEL




Figure 4. Operating Conditions for VIN ~VS = 10V

INPUT OFFSET AND OUTPUT OFFSET

When specifying offsets and other errors in an operational amplifier, it is often convenient to refer these errors to the inputs. This enables the user to calculate the maximum error he would see at the output with any gain or circuit configuration. An op amp with 1mV of input offset voltage, for example, would produce 1V of offset at the output in a gain of 1000 configuration.

In the case of an instrumentation amplifier, where the gain is controlled in the amplifier, it is more convenient to separate errors into two categories. Those errors which simply add to the output signal and are unaffected by the gain can be classified as output errors. Those which act as if they are associated with the input signal, such that their effect at the output is proportional to the gain, can be classified as input errors.

As an illustration, a typical AD521 might have a +30mV output offset and a -0.7mV input offset. In a unity gain configuration, the *total* output offset would be +29.3mV or the sum of the two. At a gain of 100, the output offset would be -40mV or: 30mV + 100(-0.7mV) = -40mV.

By separating these errors, one can evaluate the total error independent of the gain settings used, similar to the situation with the input offset specifications on an op amp. In a given gain configuration, both errors can be combined to give a total error referred to the input (R.T.I.) or output (R.T.O.) by the collowing formula:

Oldera Error R.T.I. = input error + (output error/gain) Total Haron Oldera Gain = input error) + output error The offset trim adjustment (puts) from Giever 2) is associated primarily with the output offset and from the be used to introduce an output offset equal and or or offset for input offset voltage multiplied by the gain. As a result, the total output offset can be reduced to zero.

As shown in Figure 6, the gain range on the AD521 can be extended considerably by adding an attenuator in the sense terminal feedback path (as well as adjusting the ratio, R_S/R_G). Since the sense terminal is the inverting input to the output amplifier, the additional gain to the output is controlled by R_1 and R_2 . This gain factor is $1 + R_2/R_1$.




Figure 6. Circuit for utilizing some of the unique features of the AD521. Note that gain changes introduced by changing R1 and R2 will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

REV/ A

AD521

Where offset errors are critical, a resistor equal to the parallel combination of R_1 and R_2 should be placed between pin 11 and V_{REF} . This minimizes the offset errors resulting from the input current flowing in R_1 and R_2 at the sense terminal. Note that gain changes introduced by changing the R_1/R_2 attenuator will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

When a predetermined output offset is desired, V_{REF} can be placed in series with pin 11. This offset is then multiplied by the gain factor $1 + R_2/R_1$ as shown in the equation of Figure 6.

