

FEATURES

- Single-supply operation: 3 V to 36 V**
- Wide input voltage range**
- Rail-to-rail output swing**
- Low supply current: 250 μ A/amplifier**
- Wide bandwidth: 1.2 MHz**
- Slew rate: 0.46 V/ μ s**
- Low offset voltage: 500 μ V maximum**
- No phase reversal**
- Overshoot protection (OVP)**
- 25 V above/below supply rails at ± 5 V**
- 12 V above/below supply rails at ± 15 V**

APPLICATIONS

- Industrial process control**
- Battery-powered instrumentation**
- Power supply control and protection**
- Telecommunications**
- Remote sensors**
- Low voltage strain gage amplifiers**
- DAC output amplifiers**

GENERAL DESCRIPTION

The ADA4091-2 is a dual, micropower, single-supply, 1.2 MHz bandwidth amplifier featuring rail-to-rail inputs and outputs. It is guaranteed to operate from a +3 V single supply as well as from ± 15 V dual supplies.

The ADA4091 family of op amps features a unique input stage that allows the input voltage to exceed either supply safely without any phase inversion or latch-up; this is called overshot protection, or OVP. The output voltage swings to within 10 mV of the supplies.

Applications for these amplifiers include portable telecommunications equipment, power supply control and protection, and interface for transducers with wide output ranges. Sensors requiring a rail-to-rail input amplifier include Hall effect, piezoelectric, and resistive transducers.

PIN CONFIGURATION



Figure 1. 8-Lead, Narrow-Body SOIC

The ability to swing rail-to-rail at both the input and output enables designers to build multistage filters in single-supply systems and to maintain high signal-to-noise ratios.

The ADA4091 family of op amps is specified over the extended industrial temperature range of -40°C to $+125^{\circ}\text{C}$. The ADA4091-2 is part of a growing family of 36 V, low power op amps from Analog Devices, Inc., (see Table 1).

The ADA4091-2 is available in an 8-lead plastic SOIC surface-mount package.

Table 1. Low Power, 36 V Operational Amplifiers

Family	Rail-to-Rail I/O	PJFET	Low Noise
Single			OP1177
Dual	ADA4091-2	AD8682	OP2177
Quad		AD8684	OP4177

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781.329.4700 www.analog.com
 Fax: 781.461.3113 ©2008–2009 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	ESD Caution.....	6
Applications.....	1	Typical Performance Characteristics	7
Pin Configuration.....	1	Theory of Operation	14
General Description	1	Input Stage.....	14
Revision History	2	Output Stage.....	14
Specifications.....	3	Input Overvoltage Protection.....	15
Electrical Specifications.....	3	Outline Dimensions.....	16
Absolute Maximum Ratings.....	6	Ordering Guide	16
Thermal Resistance	6		

REVISION HISTORY

7/09—Rev. 0 to Rev. A

Changes to Data Sheet Title	1
Changes to Features.....	1
Changes to Table 2.....	3
Changes to Table 3.....	4
Changes to Table 4.....	5
Added Input Current Parameter, Table 5	6
Added New Figure 12 and Figure 13, Renumbered Sequentially	8
Added New Figure 24 and Figure 25	10
Added New Figure 36 and Figure 37	12
Added New Figure 43.....	13
Changes to Input Overvoltage Protection Section.....	15
Changes to Ordering Guide	16

10/08—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

$V_{SY} = \pm 1.5$ V, $V_{CM} = 0.0$ V, $V_O = 0.0$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-250	-40	+250	μV
			-600		+600	μV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	-50	-44	+50	nA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-55		+55	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	-275		+275	nA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-5	-0.5	+5	nA
Input Voltage Range		$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	-5		+5	nA
Common-Mode Rejection Ratio	CMRR	± 1.5 V < $V_{SY} \pm 18$ V $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	76	100		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 100 \text{ k}\Omega, V_O = -1.2 \text{ V to } +1.2 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	106	113		dB
		$R_L = 10 \text{ k}\Omega, V_O = -1.2 \text{ V to } +1.2 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	100			dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$		93	94		dB
			85			dB
				2.5		$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100 \text{ k}\Omega$ to GND $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$	1.495	1.497		V
		$R_L = 10 \text{ k}\Omega$ to GND $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$	1.490			V
			1.475	1.483		V
			1.455			V
Output Voltage Low	V_{OL}	$R_L = 100 \text{ k}\Omega$ to GND $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$		-1.499	-1.498	V
		$R_L = 10 \text{ k}\Omega$ to GND $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$			-1.498	V
				-1.496	-1.495	V
					-1.491	V
Short-Circuit Limit	I_{SC}	Sink/source		31		mA
Open-Loop Impedance	Z_{OUT}	$f = 1 \text{ MHz}, A_V = 1$		102		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = 2.7 \text{ V to } 36 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	100	126		dB
Supply Current per Amplifier	I_{SY}	$I_O = 0 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	100			dB
				165	200	μA
					300	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100 \text{ k}\Omega, C_L = 30 \text{ pF}$		0.46		$\text{V}/\mu\text{s}$
Settling Time	t_s	To 0.01%		22		μs
Gain Bandwidth Product	GBP			1.22		MHz
Phase Margin	Φ_M			69		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz		2		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$		24		$\text{nV}/\sqrt{\text{Hz}}$

ADA4091-2

$V_{SY} = \pm 5.0$ V, $V_{CM} = 0.0$ V, $V_O = 0.0$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-250	-45	+250	μV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	-600		+600	μA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-60	-53	+60	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	-80		+80	nA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-350		+350	nA
Input Voltage Range			0	2		nA
Common-Mode Rejection Ratio	CMRR	$\pm 1.5 \text{ V} < V_{CM} \pm 18 \text{ V}$	-7		+7	nA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	88	113		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 100 \text{ k}\Omega, V_O = \pm 4.7 \text{ V}$	82			dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	113	117		dB
		$R_L = 10 \text{ k}\Omega, V_O = \pm 4.7 \text{ V}$	103			dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	98	100		dB
			87			dB
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100 \text{ k}\Omega$ to GND	4.980	4.992		V
		$-40^\circ\text{C} \text{ to } +125^\circ\text{C}$	4.980			V
		$R_L = 10 \text{ k}\Omega$ to GND	4.950	4.960		V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.900			V
Output Voltage Low	V_{OL}	$R_L = 100 \text{ k}\Omega$ to GND		-4.998	-4.990	V
		$-40^\circ\text{C} \text{ to } +125^\circ\text{C}$		-4.980		V
		$R_L = 10 \text{ k}\Omega$ to GND		-4.990	-4.980	V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			-4.975	V
Short-Circuit Limit	I_{SC}	Sink/source		± 20		mA
Open-Loop Impedance	Z_{OUT}	$f = 1 \text{ MHz}, A_V = 1$		77		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = 2.7 \text{ V} \text{ to } 36 \text{ V}$	100	126		dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	100			dB
Supply Current per Amplifier	I_{SY}	$V_O = 0 \text{ V}$		180	225	μA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			300	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100 \text{ k}\Omega, C_L = 30 \text{ pF}$		0.46		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP			1.22		MHz
Phase Margin	Φ_M			70		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz		0.8		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$		24		$\text{nV}/\sqrt{\text{Hz}}$

$V_{SY} = \pm 15.0$ V, $V_{CM} = 0.0$ V, $V_o = 0.0$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 4.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-250	-35	+250	μV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	-600		+600	μA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-55	-50	+55	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	-80		+80	nA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-510		+510	nA
Input Voltage Range		$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	-2	0	+2	nA
Common-Mode Rejection Ratio	$CMRR$	$\pm 1.5 \text{ V} < V_{CM} < \pm 18 \text{ V}$	95	121		dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	90			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 100 \text{ k}\Omega, V_o = \pm 14.7 \text{ V}$	116	119		dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	106			dB
		$R_L = 10 \text{ k}\Omega, V_o = \pm 14.7 \text{ V}$	102	104		dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	92			dB
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100 \text{ k}\Omega$ to GND	14.975	14.982		V
		-40°C to $+125^\circ\text{C}$	14.950			V
		$R_L = 10 \text{ k}\Omega$ to GND	14.900	14.919		V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	14.800			V
Output Voltage Low	V_{OL}	$R_L = 100 \text{ k}\Omega$ to GND		-14.996	-14.990	V
		-40°C to $+125^\circ\text{C}$			-1.4990	V
		$R_L = 10 \text{ k}\Omega$ to GND		-14.975	-14.950	V
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			-14.940	V
Short-Circuit Limit	I_{SC}	Sink/source		± 20		mA
Open-Loop Impedance	Z_{OUT}	$f = 1 \text{ MHz}, A_V = 1$		71		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	$PSRR$	$V_{SY} = 2.7 \text{ V}$ to 36 V	100	126		dB
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	100			dB
Supply Current per Amplifier	I_{SY}	$I_o = 0 \text{ mA}$		200	250	μA
		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			350	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100 \text{ k}\Omega, C_L = 30 \text{ pF}$		0.46		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP			1.27		MHz
Phase Margin	Φ_M			72		Degrees
Channel Separation	CS	$f = 1 \text{ kHz}$		100		dB
NOISE PERFORMANCE						
Voltage Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz		0.8		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$		25		$\text{nV}/\sqrt{\text{Hz}}$

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Supply Voltage	36 V
Input Voltage	Refer to the Input Overvoltage Protection section
Differential Input Voltage ¹	$\pm V_{SY}$
Input Current	± 10 mA
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

¹ Input current should be limited to ± 5 mA.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the device soldered on a 4-layer JEDEC standard PCB with zero air flow. The exposed pad is soldered to the application board.

Table 6. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead SOIC (R-8)	155	45	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Input Offset Voltage Distribution




Figure 5. Dropout Voltage vs. Load Current




Figure 3. Input Offset Voltage vs. Temperature




Figure 6. Open-Loop Gain and Phase vs. Frequency




Figure 4. Input Bias Current vs. Input Common-Mode Voltage










Figure 7. Closed-Loop Gain vs. Frequency

ADA4091-2






Figure 14. Input Offset Voltage Distribution




Figure 17. Small Signal Transient Response




Figure 15. Input Offset Voltage vs. Temperature




Figure 18. Input Bias Current vs. Common-Mode Voltage




Figure 16. Large Signal Transient Response










Figure 19. Open-Loop Gain and Phase vs. Frequency

ADA4091-2






Figure 26. Input Offset Voltage Distribution




Figure 29. Open-Loop Gain and Phase vs. Frequency




Figure 27. Offset Voltage TC




Figure 30. Large Signal Transient Response




Figure 28. Input Bias Current vs. Common-Mode Voltage




Figure 31. Small Signal Transient Response

ADA4091-2




Figure 32. Output Voltage Swing vs. Frequency




Figure 35. Closed-Loop Gain vs. Frequency




Figure 33. Dropout Voltage vs. Load Current




Figure 36. Positive Overload Recovery




Figure 34. Output Impedance vs. Frequency




Figure 37. Negative Overload Recovery



Figure 38. Voltage Noise, V_{p-p} 

Figure 41. PSRR vs. Frequency




Figure 39. Channel Separation vs. Frequency




Figure 42. Supply Current vs. Supply Voltage




Figure 40. CMRR vs. Frequency




Figure 43. Voltage Noise Density

THEORY OF OPERATION

The ADA4091-2 is a single-supply, micropower amplifier featuring rail-to-rail inputs and outputs. To achieve wide input and output ranges, this amplifier employs unique input and output stages.

INPUT STAGE

In Figure 44, the input stage comprises two differential pairs, a PNP pair (PNP input stage) and an NPN pair (NPN input stage). These input stages do not work in parallel. Instead, only one stage is on for any given input common-mode signal level. The PNP stage (Transistor Q1 and Transistor Q2) is required to ensure that the amplifier remains in the linear region when the input voltage approaches and reaches the negative rail. Alternatively, the NPN stage (Transistor Q5 and Transistor Q6) is needed for input voltages up to and including the positive rail.

For the majority of the input common-mode range, the PNP stage is active, as shown in Figure 4, Figure 16, and Figure 24. Notice that the bias current switches direction at approximately 1.5 V below the positive rail. At voltages below this level, the bias current flows out of the ADA4091-2, from the PNP input stage. Above this voltage, however, the bias current enters the device, due to the NPN stage. The actual mechanism within the amplifier for switching between the input stages comprises Transistor Q3, Transistor Q4, and Transistor Q7. As the input common-mode voltage increases, the emitters of Q1 and Q2 follow that voltage plus a diode drop. Eventually, the emitters of

Q1 and Q2 are high enough to turn on Q3, which diverts the tail current away from the PNP input stage, turning it off. The tail current of the PNP pair is diverting to the Q4/Q7 current mirror to activate the NPN input stage.

A common practice in bipolar amplifiers to protect the input transistors from large differential voltages is to include series resistors and differential diodes. See Figure 45 for the full input protection circuitry. These diodes turn on whenever the differential voltage exceeds approximately 0.6 V. In this condition, current flows between the input pins, limited only by the two 5 k Ω resistors. Evaluate each application carefully to make sure that the increase in current does not affect performance.

OUTPUT STAGE

The output stage in the ADA4091-2 device uses a PNP and an NPN transistor, as do most output stages. However, Q32 and Q33, the output transistors, connect with their collectors to the output pin to achieve the rail-to-rail output swing.

As the output voltage approaches either the positive or negative rail, these transistors begin to saturate. Thus, the final limit on output voltage is the saturation voltage of these transistors, which is about 50 mV. The output stage has inherent gain arising from the transistor output impedance, as well as any external load impedance; consequently, the open-loop gain of the op amp is dependent on the load resistance and decreases when the output voltage is close to either rail.




Figure 44. Simplified Schematic Without Input Protection (see Figure 45)

07671-024

INPUT OVERVOLTAGE PROTECTION

The ADA4091-2 has two different ESD circuits for enhanced protection, as shown in Figure 45.




Figure 45. Complete Input Protection Network

One circuit is a series resistor of $5\text{ k}\Omega$ to the internal inputs and diodes (D1 and D2 or D5 and D6) from the internal inputs to the supply rails. The other protection circuit is a circuit with two DIACs (D3 and D4 or D7 and D8) to the supply rails. A DIAC can be considered a bidirectional Zener diode with a transfer characteristic, as shown in Figure 46.




Figure 46. DIAC Transfer Characteristic

For a worst-case design analysis, consider two cases. The ADA4091-2 has a normal ESD structure from the internal op amp inputs to the supply rails. In addition, it has 42 V DIACs from the external inputs to the rails, as shown in Figure 44.

Therefore, two conditions have to be considered to determine which one is the limiting factor.


- Condition 1. Consider, for example, that when operating on $\pm 15\text{ V}$, the inputs can go $+42\text{ V}$ above the negative supply rail. With the $-V$ pin equal to -15 V , $+42\text{ V}$ above this supply (the negative supply) is $+27\text{ V}$.
- Condition 2. There is also a restriction on the input current of 5 mA through a $5\text{ k}\Omega$ resistor to the ESD structure to the positive rail. In Condition 1, $+27\text{ V}$ through the $5\text{ k}\Omega$ resistor to $+15\text{ V}$ gives a current of 2.4 mA . Thus, the DIAC is the limiting factor. If the ADA4091-2 supply voltages are changed to $\pm 5\text{ V}$, then $-5\text{ V} + 42\text{ V} = 37\text{ V}$. However, $+5\text{ V} + (5\text{ k}\Omega \times 5\text{ mA}) = 30\text{ V}$. Thus, the normal resistor diode structure is the limitation when running on lower supply voltages.

Additional resistance can be added externally in series with each input to protect against higher peak voltages; however, the additional thermal noise of the resistors must be considered.

The flatband voltage noise of the ADA4091-2 is approximately $24\text{ nV}/\sqrt{\text{Hz}}$, and a $5\text{ k}\Omega$ resistor has a noise of $9\text{ nV}/\sqrt{\text{Hz}}$. Adding an additional $5\text{ k}\Omega$ resistor increases the total noise by less than 15% root-sum-square (rss). Therefore, maintain resistor values below this value when overall noise performance is critical.

Note that this represents input protection under abnormal conditions only. The correct amplifier operation input voltage range (IVR) is specified in Table 2, Table 3, and Table 4 of this data sheet.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

Figure 47. 8-Lead Standard Small Outline Package [SOIC_N]

Narrow Body

(R-8)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADA4091-2ARZ-R2 ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADA4091-2ARZ-R7 ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADA4091-2ARZ-RL ¹	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8

¹ Z = RoHS Compliant Part.