# LMH6672 Dual, High Output Current, High Speed Op Amp General Description Features

The LMH6672 is a low cost, dual high speed op amp capable of driving signals to within 1V of the power supply rails. It features the high output drive with low distortion required for the demanding application of a single supply xDSL line driver.

When connected as a differential output driver, the LMH6672 can drive a  $50\Omega$  load to 16.8  $V_{\mathsf{PP}}$  swing with only –98 dBc distortion, fully supporting the peak upstream power levels for upstream full-rate ADSL. The LMH6672 is fully specified for operation with 5V and 12V supplies. Ideal for PCI modem cards and xDSL modems.

## Applications

- ADSL PCI modem cards
- xDSL external modems
- Line drivers

- High Output Drive
  19.2 V<sub>PP</sub> differential output voltage, R<sub>L</sub> = 50Ω
  9.6 V<sub>PP</sub> single-ended output voltage, R<sub>L</sub> = 25Ω
- High Output Current

 $\pm 200 \text{ mA } @ \text{V}_{\text{O}} = 9 \text{ V}_{\text{PP}}, \text{ V}_{\text{S}} = 12 \text{V}$ **Low Distortion** 

- 105 dB SFDR @ 100 kHz,  $V_O = 8.4 V_{PP}$ ,  $R_L = 25\Omega$ 98 dB SFDR @ 1MHz,  $V_O = 2 V_{PP}$ ,  $R_L = 100\Omega$
- High Speed

90 MHz 3 dB bandwidth (G = 2) 135 V/ $\mu$ s slew rate

- Low Noise
  - 3.1 nV/  $\sqrt{\text{Hz}}$  : input noise voltage 1.8 pA/  $\sqrt{\text{Hz}}$  : input noise current
- Low supply current: 7.2mA/amp
- Single-supply operation: 5V to 12V
- Available in 8-pin SOIC and PSOP

## **Connection Diagram**



## **Typical Application**



Figure 1

FIGURE 1.

## **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-Pin SOIC	LMH6672MA	LMH6672MA	Rails	M08A
	LMH6672MAX	LMH6672MA	2.5k Units Tape and Reel	
8-Pin PSOP	LMH6672MR	LMH6672MR	H6672MR Rails	
	LMH6672MRX	LMH6672MR	2.5k Units Tape and Reel	

April 2004

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance	(Note 2)
Human Body Model	2kV
Machine Model	200V
V <sub>IN</sub> Differential	±1.2V
Output Short Circuit Duration	(Note 3)
Supply Voltage (V <sup>+</sup> – V <sup>-</sup> )	13.2V
Voltage at Input/Output pins	$V^+$ +0.8V, $V^-$ -0.8V
Storage Temperature Range	–65°C to +150°C

Junction Temperature	+150°C (Note 4)	
Soldering Information		
Infrared or Convection (20 sec)	235°C	
Wave Soldering (10 sec)	260°C	

## Operating Ratings (Note 1)

Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	±2.5V to ±6.5V
Junction Temperature Range	–40°C to 150°C
Package Thermal Resistance ( $\theta_{JA}$ )	
8-pin SOIC	172°C/W
8-pin PSOP	58.6°C/W

## **Electrical Characteristics**

 $T_J = 25^{\circ}C$ , G = +2,  $V_S = \pm 2.5$  to  $\pm 6V$ ,  $R_F = R_{IN} = 470\Omega$ ,  $R_L = 100\Omega$ ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
Dynamic	Performance	1				
	-3dB Bandwidth			90		MHz
	0.1dB Bandwidth	$V_{\rm S} = \pm 6 V$		12		MHz
	Slew Rate	$V_{\rm S} = \pm 6V, 4V$ Step, 10-90%		135		V/µs
	Rise and Fall Time	V <sub>S</sub> = 6V, 4V Step, 10-90%		23.5		ns
Distortion	n and Noise Response					
	2 <sup>nd</sup> Harmonic Distortion	$V_{O} = 8.4 V_{PP}$ , f = 100 kHz, R <sub>L</sub> = $25\Omega$		-105		dBc
		$V_{O}$ = 8.4 $V_{PP}$ , f = 1 MHz, R <sub>L</sub> = 100 $\Omega$		-90		dBc
	3 <sup>rd</sup> Harmonic Distortion	$V_{O}$ = 8.4 $V_{PP}$ , f = 100 kHz, R <sub>L</sub> = 25 $\Omega$		-110		dBc
		$V_{O}$ = 8.4 $V_{PP}$ , f = 1 MHz, R <sub>L</sub> = 100 $\Omega$		-87		dBc
	Input Noise Voltage	f = 100 kHz		3.1		nV√Hz
	Input Noise Current	f = 100 kHz		1.8		pA/√Hz
Input Cha	aracteristics				,	•
V <sub>os</sub>	Input Offset Voltage	$T_J = -40^{\circ}C$ to $125^{\circ}C$	-5.5	0.1	5.5	
			-4	-0.2	4	
I <sub>B</sub>	Input Bias Current	$T_J = -40^{\circ}C$ to $125^{\circ}C$		8	16	μA
l <sub>os</sub>	Input Offset Current	$T_J = -40^{\circ}C$ to $125^{\circ}C$	-2.1	0	2.1	μA
CMVR	Common Voltage Range	$V_{S} = \pm 6V$	-6.0	-5.7 to 4.5	4.5	V
CMRR	Common-Mode Rejection Ratio	$V_{s} = \pm 6V, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	150	7.5		μV/V
Transfer	Characteristics	1	1	1		1
A <sub>VOL</sub>	Voltage Gain	R <sub>L</sub> = 1k, T <sub>J</sub> = −40°C to 125°C	1.0	5		V/mV
		$R_{L} = 25\Omega, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	0.67	3.4		V/mV
Vo	Output Swing	$R_1 = 25\Omega, V_S = \pm 6V$	-4.5	±4.8	4.5	
0		$R_L = 25\Omega$ , $T_J = -40^{\circ}C$ to $125^{\circ}C$ , $V_S = \pm 6V$	-4.4	±4.8	4.4	V
Vo	Output Swing	$R_{L} = 1k, V_{S} = \pm 6V$	-4.8	±4.8	4.8	
C		$R_L = 1k, T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$ $V_C = \pm 6V$	-4.7	±4.8	4.7	V

<b>Electrical Characteristics</b>	(Continued)
-----------------------------------	-------------

Symbol	Parameter	Conditions	Min	Τνρ	Max	Units
-,			(Note 6)	(Note 5)	(Note 6)	
I <sub>sc</sub>	Output Current (Note 3)	$V_{\rm O} = 0, V_{\rm S} = \pm 6V$	350	525		mA
		$V_{\rm O} = 0, V_{\rm S} = \pm 6V,$	260	600		mA
		$T_J = -40^{\circ}C$ to 125°C				
ower Sup	oply	-				
S	Supply Current/Amp	$V_{\rm S} = \pm 6 V$			8	mΔ
		$V_{\rm S} = \pm 6V, T_{\rm J} = -40^{\circ}C \text{ to } 125^{\circ}C$		7.2	9	
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 2.5 V$ to $\pm 6 V$ ,	72	88.5		dB
		$T_J = -40^{\circ}C$ to 125°C				
<b>±2.5</b> V	<b>Electrical Character</b> C, G = +2, $V_S$ = ±2.5 to ±6V, $R_F$ =	<b>Tistics</b> = $R_{IN} = 470\Omega$ , $R_L = 100\Omega$ ; Unless othe	rwise speci	fied.		
Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
Dynamic F	Performance		(	(	(	
	-3 dB Bandwidth			80		MHz
	0.1 dB Bandwidth			12		MHz
	Slew Rate	2V Step, 10-90%		15		V/µs
	Rise and Fall Time	2V Step, 10-90%		14		ns
Distortion	and Noise Response	1 · · ·			11	
	2 <sup>nd</sup> Harmonic Distortion	$V_{O} = 2 V_{PP}, f = 100 \text{ kHz}, R_{L} = 25\Omega$		-96		dBc
		$V_{O} = 2 V_{PP}$ , f = 1 MHz, R <sub>L</sub> = 100 $\Omega$		-85		dBc
	3 <sup>rd</sup> Harmonic Distortion	$V_{O} = 2 V_{PP}, f = 100 \text{ kHz}, R_{L} = 25\Omega$		-98		dBc
		$V_{O} = 2 V_{PP}, f = 1 MHz, R_{L} = 100\Omega$		-87		dBc
nput Chai	acteristics	•				
/ <sub>os</sub>	Input Offset Voltage	$T_J = -40^{\circ}C$ to 125°C	-5.5		5.5	m\/
			-4.0	0.02	4.0	IIIV
В	Input Bias Current	$T_J = -40^{\circ}C$ to 125°C		8.0	16	μA
CMVR	Common-Mode Voltage Range		-2.5		1.0	V
MRR	Common-Mode Rejection Ratio	$T_{\rm J} = -40^{\circ}$ C to 125°C	150	8		μV/V
ransfer C	haracteristics	1				
A <sub>VOL</sub>	Voltage Gain	$R_{L} = 25\Omega, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	0.67	3		V/mV
		$R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	to 125°C 1.0 4	•/111•		
Output Ch	aracteristics	1				
/o	Output Voltage Swing	$R_L = 25\Omega$	1.20	1.45		
		$R_{L} = 25\Omega, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	1.10	1.35		V
		$R_{L} = 1k$	1.30	1.60		
		$R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	1.25	1.50		
ower Sup	pply	1				
s	Supply Current/Amp				8.0	mΑ
		$T = 40^{\circ}$ C to 125°C		67		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5kΩ in series with 100pF. Machine model, 200Ω in series with 100pF.

Note 3: Shorting the output to either supply or ground will exceed the absolute maximum  $T_{\rm J}$  and can result in failure.

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing, characterization or statistical analysis.



7

7





#### Typical Performance Characteristics (Continued) V<sub>os</sub> vs. V<sub>s</sub> $V_{OS}$ vs. $V_{CM}$ , $V_{S}$ = 12V 1 3 2 0.5 1 -40°C V<sub>OS</sub> (mV) V<sub>OS</sub> (mV) 25°C -40°C ↓ 0 +0 -1 Ť -0.5 85°C -2 -1 -3 567 8 9 10 11 12 13 14 15 -0.5 1 2.5 4 34 $V_{S}(V)$ 20016629 Bias Current vs. V<sub>SUPPLY</sub> $V_{OS}$ vs. $V_{CM}$ , $V_{S}$ = 5V 3 10 85°C 25° 2 INPUT BIAS CURRENT (µA) 8 40°C î 1 85°C V<sub>OS</sub> (mV) 6 0 4 -1 2 -2 -3 0 -0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 52 4 SUPPLY VOLTAGE (V) $V_{CM}(V)$ 20016630 Offset Current vs. V<sub>SUPPLY</sub> $V_{OUT}$ vs. $V_{IN}$ 0.1 3 T<sub>.1</sub> = -40°C to 85°C 2 0.08 1 I<sub>OFFSET</sub> (µA) V<sub>IN</sub> (mV) 0.06 0 -1 0.04 -2 $R_L = 1k\Omega$ 0.02 -3 2 6 8 10 12 14 4 V<sub>SUPPLY</sub> (V) 20016637

-2.5 -2 -1.5 -1 -0.5 0 0.5 1 1.5 2 2.5 V<sub>OUT</sub> (V)

25°C

5.5 7 8.5 10 11.5 13

20016631

-4o॑°C

| 🕇 | 85°C

 $V_{\mathsf{CM}}\left(V\right)$ 

25°

6

-40°C

1

85<sup>6</sup>C

8

10

25°C

12

14

20016636

20016639



## Typical Performance Characteristics (Continued)

#### Harmonic Distortion vs. Output Voltage







#### Harmonic Distortion vs. Frequency



20016623

www.national.com

-110 -120

0.1

1

10

FREQUENCY (MHz)

100

20016621



#### Harmonic Distortion vs. Frequency



20016624



Pulse Response,  $A_{VCL} = -1$ ,  $V_S = \pm 2.5V$ ,  $\pm 6V$ 





20016627

Pulse Response,  $A_{VCL} = -1$ ,  $V_S = \pm 6V$ 







## Typical Performance Characteristics (Continued)





PSRR+ vs. Frequency,  $V_s = 5V$  and 12V

20016606





20016607

10M

1M

100k

10k

FREQUENCY (Hz)

www.national.com

100

1k



#### 20016610

## **Application Notes**

#### THERMAL MANAGEMENT

The LMH6672 is a high-speed, high power, dual operational amplifier with a very high slew rate and very low distortion. For ease of use, it uses conventional voltage feedback. These characteristics make the LMH6672 ideal for applications where driving low impedances of 25-100 $\Omega$  such as xDSL and active filters.

A class AB output stage allows the LMH6672 to deliver high currents to low impedance loads with low distortion while consuming low quiescent supply current. For most op-amps, class AB topology means that internal power dissipation is rarely an issue, even with the trend to smaller surface mount packages. However, the LMH6672 has been designed for applications where high levels of power dissipation may be encountered.

Several factors contribute to power dissipation and consequently higher junction temperatures. These factors need to be well understood if the LMH6672 is to perform to specifications in all applications. This section will examine the typical application that is shown on the front page of this data sheet as an example. (*Figure 1*) Because both amplifiers are in a single package, the calculations will for the total power dissipated by both amplifiers.

There are two separate contributors to the internal power dissipation:

- 1. The product of the supply voltage and the quiescent current when no signal is being delivered to the external load.
- 2. The additional power dissipated while delivering power to the external load.

The first of these components appears easy to calculate simply by inspecting the data sheet. The typical quiescent supply current for this part is 7.2 mA per amplifier, therefore, with a  $\pm 6$  volt supply, the total power dissipation is:

$$P_D = V_S x 2 x I_Q = 12 x (14.4x10^{-3}) = 173 \text{ mW}$$

 $(\mathsf{V}_\mathsf{S}=\mathsf{V}_\mathsf{CC}+\mathsf{V}_\mathsf{EE})$ 

With a thermal resistance of  $172^{\circ}$ C/W for the SOIC package, this level of internal power dissipation will result in a junction temperature (T<sub>J</sub>) of 30°C above ambient.

Using the worst-case maximum supply current of 18 mA and an ambient of 85°C, a similar calculation results in a power dissipation of 216 mW, or a  $T_{J}$  of 122°C.

This is approaching the maximum allowed  $T_J$  of 150°C before a signal is applied. Fortunately, in normal operation, this term is reduced, for reasons that will soon be explained.

The second contributor to high  $T_J$  is the power dissipated internally when power is delivered to the external load. This cause of temperature rise is more difficult to calculate, even when the actual operating conditions are known.

To maintain low distortion, in a Class AB output stage, an idle current,  $I_{\rm Q}$ , is maintained through the output transistors when there is little or no output signal. In the LMH6672, about 4.8 mA of the total quiescent supply current of 14.4 mA flows through the output stages.

Under normal large signal conditions, as the output voltage swings positive, one transistor of the output pair will conduct the load current, while the other transistor shuts off, and dissipates no power. During the negative signal swing this situation is reversed, with the lower transistor sinking the load current while the upper transistor is cut off. The current in each transistor will approximate a half wave rectified version of the total load current.

Because the output stage idle current is now routed into the load, 4.8 mA can be subtracted from the quiescent supply current when calculating the quiescent power when the output is driving a load.

The power dissipation caused by driving a load in a DSL application, using a 1:2 turns ratio transformer driving 20 mW into the subscriber line and 20 mW into the back termination resistors, can be calculated as follows:

 $P_{DRIVER} = P_{TOT} - (P_{TERM} + P_{LINE})$  where

 $\mathsf{P}_{\mathsf{DRIVER}}$  is the LMH6672 power dissipation

P<sub>TOT</sub> is the total power drawn from the power supply

 $\mathsf{P}_{\mathsf{TERM}}$  is the power dissipated in the back termination resistors

 $\mathsf{P}_{\mathsf{LINE}}$  is the power sent into the subscriber line

At full specified power,  $\mathsf{P}_{\mathsf{TERM}}$  =  $\mathsf{P}_{\mathsf{LINE}}$  = 20 mW,  $\mathsf{P}_{\mathsf{TOT}}$  =  $\mathsf{V}_{S}$  x  $\mathsf{I}_{S}.$ 

In this application,  $V_{\rm S} = 12V$ .

$$I_{S} = I_{Q} + A_{VG} ||_{OUT}|.$$

 ${\rm I}_{\rm Q}$  = the LMH6672 quiescent current minus the output stage idle current.

### Application Notes (Continued)

#### $I_Q = 14.4 - 4.8 = 9.6 \text{ mA}$

 $A_{VG} |I_{OUT}|$  for a full-rate ADSL CPE application, using a 1:2 turns ratio transformer, is  $\sqrt{(40 \text{ mW}/50\Omega)}$  = 28.28 mA RMS.

For a Gaussian signal, which the DMT ADSL signal approximates,  $A_{VG} |I_{OUT}| = \sqrt{2/\pi} \, x \, I_{RMS} = 22.6 \, \text{mA}$ . Therefore,  $P_{TOT} = (22.6 \, \text{mA} + 9.6 \, \text{mA}) \, x \, 12V = 386 \, \text{mW}$  and  $P_{DRIVER}$  is 40 = 346 mW.

In the SOIC package, with a  $\theta_{JA}$  of  $172^{\circ}$ C/W, this causes a temperature rise of 60°C. With an ambient temperature at the maximum recommended 85°C, the T<sub>J</sub> is at 145°C, well below the specified 150°C maximum.

Even if we assume the absolute maximum  $I_S$  over temperature of 18 mA, when we scale up the  $I_Q$  proportionally to 7 mA, the  $P_{\mathsf{DRIVER}}$  only goes up by 41 mW causing a 62°C rise to 147°C.

Although very few CPE applications will ever operate in an environment as hot as 85°C, if a lower T<sub>J</sub> is desired or the LMH6672 is to be used in an application where the power dissipation is higher, the PSOP package provides a much lower  $\theta_{JA}$  of only 58.6°C/W.

Using the same  $P_{DRIVER}$  as above, we find that the temperature rise is only 19° and 21°C, resulting in T<sub>J</sub>'s in an 85°C ambient of 104°C and 106°C respectively.

#### CIRCUIT LAYOUT CONSIDERATIONS

National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Since the exposed PAD (or DAP) of the PSOP package is internally floating, the footprint for DAP could be connected to ground plane in PCB for better heat dissipation.

Device	Package	Evaluation		
		Board PN		
LMH6672MA	8-Pin SOIC	CLC730036		
LMH6672MR	8-Pin PSOP	CLC730121		

These free evaluation boards are shipped when a device sample request is placed with National Semiconductor.



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +44 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.