-40°C to 125°C



LMV641 10 MHz, 12V, Low Power Amplifier

General Description

The LMV641 is a low power, wide bandwidth operational amplifier with an extended power supply voltage range of 2.7V to 12V.

It features 10 MHz of gain bandwidth product with unity gain stability on a typical supply current of 138 µA. Other key specifications are a PSRR of 105 dB, CMRR of $\underline{120}$ dB, $V_{\rm OS}$ of 500 μ V, input referred voltage noise of 14 nV/ \sqrt{Hz} , and a THD of 0.002%. This amplifier has a rail-to-rail output stage, and a common mode input voltage which includes the negative supply.

The LMV641 operates over a temperature range of -40°C to +125°C and is offered in the board space saving 5-Pin SC70 and 8-Pin SOIC packages.

Features

- Guaranteed 2.7V, and ±5V performance
- Low power supply current 138 µA High unity gain bandwidth 10 MHz Max input offset voltage 500 µV CMRR 120 dB PSRR 105 dB Input referred voltage noise 14 nV/√Hz 1/f corner frequency 4 Hz -Output swing with 2 k Ω load 40 mV from rail Total harmonic distortion 0.002% @ 1 kHz, 2 kΩ
- Temperature range

Applications

- Portable equipment
- Automotive
- Battery powered systems
- Sensors and instrumentation



20203326 Open Loop Gain and Phase vs. Frequency





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	2000V
Machine Model	200V
Differential Input V _{ID}	±0.3V
Supply Voltage ($V_S = V^+ - V^-$)	13.2V
Input/Output Pin Voltage	V+ +0.3V, V0.3V
Storage Temperature Range	–65°C to +150°C

2.7V DC Electrical Characteristics

Junction Temperature (Note 3)	+150°C
Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering Lead Temp (10 sec)	260°C

Operating Ratings (Note 1)

Temperature Range (Note 3)	–40°C to 125°C
Supply Voltage ($V_S = V^+ - V^-$)	2.7V to 12V
Package Thermal Resistance (θ_{JA})(Note 3)	
5-Pin SC70	456°C/W
8-Pin SOIC	166°C/W

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}$ C, V⁺ = 2.7V, V⁻ = 0V, V_O = V_{CM} = V⁺/2, and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

ut Offset Voltage ut Offset Average Drift ut Bias Current ut Offset Current nmon Mode Rejection Ratio ver Supply Rejection Ratio ut Common-Mode Voltage nge	(Note 6) $0V \le V_{CM} \le 1.7V$ $2.7V \le V^+ \le 10V, V_{CM}$ $2.7V \le V^+ \le 12V, V_{CM}$ CMRR $\ge 80 \text{ dB}$	= 0.5	(Note 5) (Note 5) (No	(Note 4) 30 0.1 75 0.9 114 105 100	(Note 5) 500 750 95 110 5	μV μV/°C nA nA dB	
ut Offset Voltage ut Offset Average Drift ut Bias Current ut Offset Current nmon Mode Rejection Ratio ver Supply Rejection Ratio ut Common-Mode Voltage age	(Note 6) $0V \le V_{CM} \le 1.7V$ $2.7V \le V^+ \le 10V, V_{CM}$ $2.7V \le V^+ \le 12V, V_{CM}$ CMRR $\ge 80 \text{ dB}$	= 0.5 = 0.5	89 84 94.5 92.5 94 82	30 0.1 75 0.9 114 105 100	500 750 95 110 5	μV μV/°C nA nA dB	
ut Offset Average Drift ut Bias Current ut Offset Current nmon Mode Rejection Ratio ver Supply Rejection Ratio ut Common-Mode Voltage age	(Note 6) $0V \le V_{CM} \le 1.7V$ $2.7V \le V^+ \le 10V, V_{CM}$ $2.7V \le V^+ \le 12V, V_{CM}$ CMRR $\ge 80 \text{ dB}$	= 0.5 = 0.5	89 84 94.5 92.5 94 82	0.1 75 0.9 114 105 100	95 110 5	µV/°C nA nA dB dB	
ut Bias Current ut Offset Current nmon Mode Rejection Ratio ver Supply Rejection Ratio ut Common-Mode Voltage age	(Note 6) $0V \le V_{CM} \le 1.7V$ $2.7V \le V^+ \le 10V, V_{CM}$ $2.7V \le V^+ \le 12V, V_{CM}$ CMRR $\ge 80 \text{ dB}$	= 0.5 = 0.5	89 84 94.5 92.5 94 82	75 0.9 114 105 100	95 110 5	nA nA dB	
ut Offset Current nmon Mode Rejection Ratio ver Supply Rejection Ratio ut Common-Mode Voltage	$0V \le V_{CM} \le 1.7V$ $2.7V \le V^+ \le 10V, V_{CM}$ $2.7V \le V^+ \le 12V, V_{CM}$ $CMRR \ge 80 \text{ dB}$	= 0.5 = 0.5	89 84 94.5 92.5 94	0.9 114 105 100	5	nA dB dB	
nmon Mode Rejection Ratio ver Supply Rejection Ratio ut Common-Mode Voltage	$0V \le V_{CM} \le 1.7V$ $2.7V \le V^+ \le 10V, V_{CM}$ $2.7V \le V^+ \le 12V, V_{CM}$ $CMRR \ge 80 \text{ dB}$	= 0.5 = 0.5	89 84 94.5 92.5 94 82	114 105 100		dB	
ver Supply Rejection Ratio	$2.7V \le V^+ \le 10V, V_{CM}$ $2.7V \le V^+ \le 12V, V_{CM}$ $CMRR \ge 80 \text{ dB}$	= 0.5 = 0.5	94.5 92.5 94 92	105 100		dB	
ut Common-Mode Voltage Ige	$2.7V \le V^+ \le 12V, V_{CM}$ CMRR \ge 80 dB	= 0.5	94 92	100		I AB	
ut Common-Mode Voltage nge	CMRR ≥ 80 dB		52			dB	
	CMRR ≥ 68 dB	0		1.8	V		
ge Signal Voltage Gain	$0.3V \le V_0 \le 2.4V, R_L = 2 \text{ k}\Omega \text{ to } V^+/2$ $0.4V \le V_0 \le 2.3V, R_L = 2 \text{ k}\Omega \text{ to } V^+/2$		82 78	88			
	$0.3V \le V_0 \le 2.4V, R_1 \le 0.4V \le V_0 \le 2.3V, R_1 \le 0.4V \le V_0 \le 2.3V, R_1 \le 0.4V \le 0.4V$	= 10 kΩ to V+/2 = 10 kΩ to V+/2	86 82	98			
put Swing High	$R_L = 2 k\Omega$ to V+/2, $V_{IN} = 100 \text{ mV}$			42	58 68		
$R_L = 10 \text{ k}\Omega \text{ to } V^+/2, V_{IN} = 100 \text{ mV}$		_v = 100 mV		22	35 40	mV from	
put Swing Low	$R_L = 2 k\Omega$ to V+/2, V _{IN} = 100 mV $R_L = 10 k\Omega$ to V+/2, V _{IN} = 100 mV			38	48 58	rail	
				18	30 35		
rcing and Sinking Output	$V_{IN_DIFF} = 100 \text{ mV}$ to	Sourcing		22		- mA	
rent	V _O = V+/2 (Note 7)	Sinking		25			
ply Current				138	170 220	μA	
w Rate	$A_V = +1$, $V_O = 1$ V_{PP}	Rising (10% to 90%)		2.3		V/us	
	Falling (90% to 10%)			1.6		•, µ0	
n Bandwidth Product	4 4 1.1 1			10		MHz	
IT-HETERRED VOITAGE NOISE	T = 1 KHZ			14		nV/√Hz	
	e Signal Voltage Gain ut Swing High ut Swing Low cing and Sinking Output ent bly Current Rate Bandwidth Product t-Referred Voltage Noise	a^{o} CMHH 2 68 dBe Signal Voltage Gain $0.3V \le V_0 \le 2.4V, R_L$ $0.4V \le V_0 \le 2.3V, R_L$ $0.4V \le V_0 \le 2.3V, R_L$ $0.3V \le V_0 \le 2.3V, R_L$ $0.4V \le V_0 \le 2.3V, R$	$\frac{2}{P} = \frac{2}{P} $	$\frac{P^{O}}{P} = \frac{CMHR \ge 68 \text{ dB}}{P} = \frac{P}{P} + \frac{P}{$	d^{O} CMRR 2 68 dB R R e Signal Voltage Gain $0.3V \le V_0 \le 2.4V, R_L = 2 \ k\Omega \text{ to V+/2}$ 82 88 $0.4V \le V_0 \le 2.3V, R_L = 2 \ k\Omega \text{ to V+/2}$ 86 98 $0.3V \le V_0 \le 2.3V, R_L = 10 \ k\Omega \text{ to V+/2}$ 86 98 $0.4V \le V_0 \le 2.3V, R_L = 10 \ k\Omega \text{ to V+/2}$ 86 98 $0.4V \le V_0 \le 2.3V, R_L = 10 \ k\Omega \text{ to V+/2}$ 82 42 Int Swing High $R_L = 2 \ k\Omega \text{ to V+/2}, V_{IN} = 100 \ mV$ 42 $R_L = 10 \ k\Omega \text{ to V+/2}, V_{IN} = 100 \ mV$ 22 38 Int Swing Low $R_L = 2 \ k\Omega \text{ to V+/2}, V_{IN} = 100 \ mV$ 38 $R_L = 10 \ k\Omega \text{ to V+/2}, V_{IN} = 100 \ mV$ 18 18 cing and Sinking Output ent $V_{IN_DIFF} = 100 \ mV \text{ to} V_0 = V+/2 \ (Note 7)$ Sourcing 22 oly Current $V_0 = V+/2 \ (Note 7)$ Sourcing 23 25 oly Current $A_V = +1, V_0 = 1 \ V_{PP}$ Rising (10% to 90%) 2.3 2.3 Falling (90% to 10%) 1.6 10 10 14	$\frac{1}{100} = \frac{1}{100} + \frac{1}$	

Symbol	Parameter	Conditions		Min	Typ	Max	Units
	Input-Beferred Current Noise	f = 1 kHz		(NOLE 3)	0.15		
	Total Harmonic Distortion	$f = 1 k H_{7} \Lambda = 0 P =$		0.014		рА/у п2 %	
		$ 1 = 1 \text{ knz}, A_V = 2, n_L =$	2 KS2		0.014		/0
10V Unless face lim	DC Electrical Characteries of the specified, all limits are going its apply at the temperature extreme the temperature extreme the temperature extreme temperature ext	cteristics guaranteed for $T_A = 25^{\circ}$ mes.	C, V+ = 10V, V− = 0V,V	_O = V _{CM} = '	V+/2, and F	R _L > 1 MΩ.	Bold-
Symbol	Parameter	Cond	itions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
V _{os}	Input Offset Voltage			5	500 750	μV	
TC V_{OS}	Input Offset Average Drift				0.1		μV/°C
I _B	Input Bias Current	(Note 6)			70	90 105	nA
I _{os}	Input Offset Current				0.7	5	nA
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 9V$		94 90	120		dB
PSRR	Power Supply Rejection Ratio	Power Supply Rejection Ratio $2.7V \le V^{+} \le 10V, V_{CM} = 0.5V$ $2.7V \le V^{+} \le 12V, V_{CM} = 0.5V$		94.5 92.5	105		dP
				94 92	100		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 80 dB CMRR ≥ 76 dB		0		9.1	V
A _{VOL}	Large Signal Voltage Gain	0.3V ≤ V _O ≤ 9.7V, R _L = 2 kΩ to V ⁺ /2 0.4V ≤ V _O ≤ 9.6V, R _L = 2 kΩ to V ⁺ /2		90 85	99		dD
		0.3V ≤ V_0 ≤ 9.7V, R_L = 10 kΩ to V+/2 0.4V ≤ V_0 ≤ 9.6V, R_L = 10 kΩ to V+/2		97 92	104		uв
V _o	Output Swing High	$R_L = 2 \text{ k}\Omega$ to V+/2, $V_{IN} = 100 \text{ mV}$			68	95 125	
		$R_L = 10 \text{ k}\Omega \text{ to V}^+/2, V_{IN} = 100 \text{ mV}$			37	55 65	mV from
	Output Swing Low	put Swing Low $R_{L} = 2 k\Omega \text{ to } V^{+/2}, V_{IN} = 100 \text{ mV}$ $R_{L} = 10 k\Omega \text{ to } V^{+/2}, V_{IN} = 100 \text{ mV}$			65	90 110	rail
					32	42 52	
I _{OUT}	Sourcing and Sinking Output	$V_{IN_{DIFF}} = 100 \text{ mV}$	Sourcing		26		mA
	Current	to V _O = V+/2 (Note 7) Sinking			112		
I _S	Supply Current				158	190 240	μA
SR	Slew Rate	$A_{V} = +1, V_{O} = 2V \text{ to } 8$	Rising (10% to 90%)		2.6		V/µs
	Coin Rondwidth Droduct	V _{PP} Falling (90% to 10%)			1.6		
	Input-Beferred Voltage Noise	 f = 1 kHz			1/		
i _n	Input-Referred Current Noise	f = 1 kHz			0.15		nv/√Hz nA/√Hz
THD	Total Harmonic Distortion	$f = 1 \text{ kHz}, A_y = 2, R_1 =$	2 kΩ		0.002		%
	ļ	ļ , v , L					

LMV641

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/|\theta_{JA}|$. All numbers apply for packages soldered directly onto a PC board.

Note 4: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 5: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using Statistical Quality Control (SQC) method.

Note 6: Positive current corresponds to current flowing into the device.

Note 7: The part is not short circuit protected and is not recommended for operation with low resistive loads. Typical sourcing and sinking output current curves are provided in the Typical Performance Characteristics and should be consulted before designing for heavy loads.

Connection Diagrams





Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
	LMV641MG		1k Units Tape and Reel		
5-Pin SC70	LMV641MGE	A99	250 Units Tape and Reel	MAA05A	
	LMV641MGX		3k Units Tape and Reel		
	LMV641MA		95 Units/Rail		
8-Pin SOIC	LMV641MAE	LMV641MA	250 Units Tape and Reel	M08A	
	LMV641MAX		2.5k Tape and Reel		

4

Typical Performance Characteristics Unless otherwise specified, $T_A = 25^{\circ}C$, $V^+ = 10V$, $V^- = 0V$, $V_{CM} = V_S/2$.





Downloaded from Elcodis.com electronic components distributor











Open Loop Gain and Phase with Resistive Load



Input Referred Noise Voltage vs. Frequency





Open Loop Gain and Phase with Supply Voltage



Close Loop Output Impedance vs. Frequency









THD+N vs. V_{OUT}



20203371

Sinking Current vs. Supply Voltage



www.national.com







20203323

TIME (µs)

100

9







Output Swing Low and Supply Voltage



Application Information

ADVANTAGES OF THE LMV641

Low Voltage and Low Power Operation

The LMV641 has performance guaranteed at supply voltages of 2.7V and 10V. It is guaranteed to be operational at all supply voltages between 2.7V and 12.0V. The LMV641 draws a low supply current of 138 μ A. The LMV641 provides the low voltage and low power amplification which is essential for portable applications.

Wide Bandwidth

Despite drawing the very low supply current of 138 μ A, the LMV641 manages to provide a wide unity gain bandwidth of 10 MHz. This is easily one of the best bandwidth to power ratios ever achieved, and allows this op amp to provide wide-band amplification while using the minimum amount of power. This makes the LMV641 ideal for low power signal processing applications such as portable media players and other accessories.

Low Input Referred Noise

The LMV641 provides a flatband input referred voltage noise density of 14 nV/ \sqrt{Hz} , which is significantly better than the noise performance expected from a low power op amp. This op amp also feature exceptionally low 1/f noise, with a very low 1/f noise corner frequency of 4 Hz. Because of this the LMV641 is ideal for low power applications which require decent noise performance, such as PDAs and portable sensors.

Ground Sensing and Rail-to-Rail Output

The LMV641 has a rail-to-rail output stage, which provides the maximum possible output dynamic range. This is especially important for applications requiring a large output swing. The input common mode range of this part includes the negative supply rail which allows direct sensing at ground in a single supply operation.

Small Size

The small footprint of the packages for the LMV641 saves space on printed circuit boards, and enables the design of smaller and more compact electronic products. Long traces between the signal source and the op amp make the signal path susceptible to noise. By using a physically smaller package, these op amps can be placed closer to the signal source, reducing noise pickup and enhancing signal integrity.

STABILITY OF OP AMP CIRCUITS

If the phase margin of the LMV641 is plotted with respect to the capacitive load (C_L) at its output, and if C_L is increased beyond 100 pF then the phase margin reduces significantly. This is because the op amp is designed to provide the maximum bandwidth possible for a low supply current. Stabilizing the LMV641 for higher capacitive loads would have required either a drastic increase in supply current, or a large internal compensation capacitance, which would have reduced the bandwidth. Hence, if this device is to be used for driving higher capacitive loads, it will have to be externally compensated.



FIGURE 1. Gain vs. Frequency for an Op Amp

An op amp, ideally, has a dominant pole close to DC which causes its gain to decay at the rate of 20 dB/decade with respect to frequency. If this rate of decay, also known as the rate of closure (ROC), remains the same until the op amp's unity gain bandwidth, then the op amp is stable. If, however, a large capacitance is added to the output of the op amp, it combines with the output impedance of the op amp to create another pole in its frequency response before its unity gain frequency (*Figure 1*). This increases the ROC to 40 dB/decade and causes instability.

In such a case, a number of techniques can be used to restore stability to the circuit. The idea behind all these schemes is to modify the frequency response such that it can be restored to an ROC of 20 dB/decade, which ensures stability.

In The Loop Compensation

Figure 2 illustrates a compensation technique, known as *in the loop* compensation, that employs an RC feedback circuit within the feedback loop to stabilize a non-inverting amplifier configuration. A small series resistance, R_S , is used to isolate the amplifier output from the load capacitance, C_L , and a small capacitance, C_F , is inserted across the feedback resistor to bypass C_L at higher frequencies.



FIGURE 2. In the Loop Compensation

LMV641

The values for R_S and C_F are decided by ensuring that the zero attributed to C_F lies at the same frequency as the pole attributed to C_L. This ensures that the effect of the second pole on the transfer function is compensated for by the presence of the zero, and that the ROC is maintained at 20 dB/ decade. For the circuit shown in *Figure 2* the values of R_S and C_F are given by *Equation 1*. Values of R_S and C_F required for maintaining stability for different values of C_L, as well as the phase margins obtained, are shown in *Table 1*. R_F and R_{IN} are 10 kΩ, R_L is 2 kΩ, while R_{OUT} is 680Ω.

$$R_{S} = \frac{R_{OUT}R_{IN}}{R_{F}}$$
$$C_{F} = \left(\frac{R_{F} + 2R_{IN}}{R_{F}^{2}}\right)C_{L}R_{OUT}$$

TABLE 1.

C _L (nF)	R _S (Ω)	C _F (pF)	Phase Margin (°)
0.5	680	10	17.4
1	680	20	12.4
1.5	680	30	10.1

The LMV641 is capable of driving heavy capacitive loads of up to 1 nF without oscillating, however it is recommended to use compensation should the load exceed 1 nF. Using this methodology will reduce any excessive ringing and help maintain the phase margin for stability. The values of the compensation network tabulated above illustrate the phase margin degradation as a function of the capacitive load.

Typical Applications

ANISOTROPIC MAGNETORESISTIVE SENSOR

The low operating current of the LMV641 makes it a good choice for battery operated applications. *Figure 4* shows two LMV641s in a portable application with a magnetic field sensor. The LMV641s condition the output from an anisotropic

Although this methodology provides circuit stability for any load capacitance, it does so at the price of bandwidth. The closed loop bandwidth of the circuit is now limited by $\rm R_F$ and $\rm C_F.$

Compensation by External Resistor

In some applications it is essential to drive a capacitive load without sacrificing bandwidth. In such a case, in the loop compensation is not viable. A simpler scheme for compensation is shown in *Figure 3*. A resistor, R_{ISO}, is placed in series between the load capacitance and the output. This introduces a zero in the circuit transfer function, which counteracts the effect of the pole formed by the load capacitance, and ensures stability. The value of R_{ISO} to be used should be decided depending on the size of C_L and the level of performance desired. Values ranging from 5 Ω to 50 Ω are usually sufficient to ensure stability. A larger value of R_{ISO} will result in a system with less ringing and overshoot, but will also limit the output swing and the short circuit current of the circuit.



FIGURE 3. Compensation by Isolation Resistor

magnetoresistive (AMR) sensor. The sensor is arranged in the form of a Wheatstone bridge. This type of sensor can be used to accurately measure the current (either DC or AC) flowing in a wire by measuring the magnetic flux density, **B**, emanating from the wire.



(1)

In this circuit, the use of a 9-volt alkaline battery exploits the LMV641's high voltage and low supply current for a low power, portable current sensing application. The sensor converts an incident magnetic field (via the magnetic flux linkage) in the sensitive direction, to a balanced voltage output. The LMV641 can be utilized for moderate to high current sensing applications (from a few milliamps and up to 20A) using a nearby external conductor providing the sensed magnetic field to the bridge. The circuit shows a Honeywell HMC1051Z used as a current sensor. Note that the circuit must be calibrated based on the final displacement of the sensed conductor relative to the measurement bridge. Typically, once the sensor has been oriented properly, with respect to the conductor to be measured, the conductor can be placed about one centimeter away from the bridge and have reasonable capability of measuring from tens of milliamperes to beyond 20 amperes.

In *Figure 4*, U1 is configured as a single differential input amplifier. Its input impedance is relatively low, however, and requires that the source impedance of the sensor be considered in the gain calculations. Also, the asymmetrical loading on the bridge will produce a small offset voltage that can be cancelled out with the offset trim circuit shown in *Figure 4*.

Figure 5 shows a typical magnetoresistive Wheatstone bridge and the Thevenin equivalent of its resistive elements. As we shall see, the Thevenin equivalent model of the sensor is useful in calculating the gain needed in the differential amplifier.





Using Thevenin's Theorem, the bridge can be reduced to two voltage sources with series resistances. ΔR is normally very small in comparison to R, thus the Thevenin equivalent resistance, commonly called the source resistance, can be taken to be R. When a bias voltage is applied between V_{EXC} and ground, in the absence of a magnetic field, all of the resistances are considered equal. The voltage at Sig+ and Sig – is half V_{EXC}, or 4.5V, and Sig+ - Sig- = 0. Bridges are designed such that, when immersed in a magnetic field, opposite resistances in the bridge change by $\pm \Delta R$ with an amount proportional to the strength of the magnetic field. This causes the bridge's output differential voltage, to change from its half V_{EXC} value. Thus Sig+ - Sig- = Vsig ≠ 0. With four active

$$V_{SIG} = V_{EXC} \times \frac{\Delta R}{R}$$

Since ΔR is proportional to the field strength, B_S , the amount of output voltage from the sensor is a function of sensor sensitivity, S. This expression can rewritten as $V_{SIG} = V_{EXC} \cdot S \cdot B_S$, where

S = material constant (nominally 1 mV/V/gauss)

B_S = magnetic flux in gauss

elements, the output voltage is:

A simplified schematic of a single op amp, differential amplifier is shown in *Figure 6*. The Thevenin equivalent circuit of the sensor can be used to calculate the gain of this amplifier.



20203344

FIGURE 6. Differential Input Amplifier

The Honeywell HMC1051Z AMR sensor has nominal 1 k Ω elements and a sensitivity of 1 mV/V/gauss and is being used with 9V of excitation with a full scale magnetic field range of ±6 gauss. At full-scale, the resistors will have $\Delta R \approx 12\Omega$ and 108 mV will be seen from Sig– to Sig+ (refer to *Figure 7*).

LMV641



FIGURE 7. Sensor Output with No Load

Referring to the simplified diagram in *Figure 6*, and assuming that required full scale at the output of the amplifier is 2.5V, a gain of 23.2 is needed for U1. It is clear from the Thevenin equivalent circuit in *Figure 8* that a sensor Thevenin equivalent source resistance, R_{THEV} , of 500 Ω will be in series with both the inverting and non-inverting inputs of the LMV641. Therefore, the required gain is:

$$A_{VCL} = \frac{R_4}{R_{THEV} + R_2} = 23.2$$

Choosing $R_1 = R_2 = 24.5 \text{ k}\Omega$, then R_4 will be approximately 580 k Ω . The actual values chosen will depend on the full-scale needs of the succeeding circuitry as well as bandwidth requirements. The values shown here provide a –3 dB bandwidth of approximately 431 kHz, and are found as follows.



FIGURE 8. Thevenin Equivalent Showing Required Gain

By choosing input resistor values for R_1 and R_2 that are four to ten times the bridge element resistance, the bridge is minimally loaded and the offset errors induced by the op amp stages are minimized. These resistors should have 1% tolerance, or better, for the best noise rejection and offset minimization.

Referring once again to *Figure 4*, U2 is an additional gain stage with a thermistor element, R_{TH} , in the feedback loop. It

performs a temperature compensation function for the bridge so that it will have greater accuracy over a wide range of operational temperatures. With mangetoresistive sensors, temperature drift of the bridge sensitivity is negative and linear, and in the case of the sensor used here, is nominally -3000 PP/M. Thus the gain of U2 needs to increase proportionally with increasing temperature, suggesting a thermistor with a positive temperature coefficient. Selection of the temperature compensation resistor, R_{TH} , depends on the additional gain required, on the thermistor chosen, and is dependent on the thermistor's %/°C shift in resistance. For best op amp compatibility, the thermistor resistance should be greater than 1000 Ω . R_{TH} should also be much less than R_A, the feedback resistor. Because the temperature coefficient of the AMR bridge is largely linear, R_{TH} also needs to behave in a linear fashion with temperature, thus RA is placed in parallel with R_{TH}, which acts to linearize the thermistor.

Gain Error and Bandwidth Consideration if Using an Analog to Digital Converter

The bandwidth available from Figure 4 is dependent on the system closed loop gain required and the maximum gain-error allowed if driving an analog to digital converter (ADC). If the output from the sensor is intended to drive an ADC, the bandwidth will be considerably reduced from the closed-loop corner frequency. This is because the gain error of the preamplifier stage needs to be taken into account when calculating total error budget. Good practice dictates that the gain error of the amplifier be less than or equal to half LSB (preferably less in order to allow for other system errors that will eat up a portion of the available error budget) of the ADC. However, at the -3 dB corner frequency the gain error for any amplifier is 29.3%. In reality, the gain starts rolling off long before the -3 dB corner is reached. For example, if the amplifier is driving an 8-bit ADC, the minimum gain error allowed for half LSB would be approximately 0.2%. To achieve this gain error with the op amp, the maximum frequency of interest can be no higher than



where n is the bit resolution of the ADC and $f_{-3 dB}$ is the closed loop corner frequency.

Given that the LMV641 has a GBW of 10 MHz, and is operating with a closed loop gain of 26.3, its closed loop bandwidth is 380 kHZ, therefore

MAX FREQ =
$$\sqrt{\frac{1}{\left(1 - \frac{1}{2^{n+1}}\right)^2}} - 1 = 0.062 \text{ x f}_{-3 \text{ dB}}$$

= 0.062 x 380 kHz = 23.56 kHz

which is the highest frequency that can be measured with required accuracy.

VOICEBAND FILTER

The majority of the energy of recognizable speech is within a band of frequencies between 200 Hz and 4 kHz. Therefore it is beneficial to design circuits which transmit telephone signals that pass only certain frequencies and eliminate unwanted signals (noise) that could interfere with conversations and introduce error into control signals. The pass band of these circuits is defined as the ranges of frequencies that are passed. A telephone system voice frequency (VF) channel has a pass band of 0 Hz to 4 kHz. Specifically for human voices most of the energy content is found from 300 Hz to 3 kHz and any signal within this range is considered an in-band signal. Alternatively, any signal outside this range but within the VF channel is considered an out-of-band signal.

To properly recover a voice signal in applications such as cellular phones, cordless phones, and voice pagers, a low power bandpass filter that is matched to the human voice spectrum can be implemented using an LMV641 op amp. *Figure 9* shows a multi-feedback, multi-pole filter (2nd order response) with a gain of -1. The lower 3 dB cutoff frequency which is set by the DC blocking capacitor C₁ and resistor R₁ is 60 Hz and the upper cutoff frequency is 3.5 kHz.

The total current consumption is a mere 138 μ A. The LV641 is operating with a gain of –1, but the circuit is easily modified

to add gain. The op amp is powered from a single supply, hence the need for offset (common-mode) adjustment of its output, which is set to $\frac{1}{2}$ V_S via its non-inverting input. This filter is also useful in applications for battery operated talking toys and games.



FIGURE 9. Low Power Voice In-Band Receive Filter for Battery-Powered Portable Use

Physical Dimensions inches (millimeters) unless otherwise noted

LMV641





Notes

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

 National Semiconductor Europe Customer Support Center

 Fax: +49 (0) 180-530-85-86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +49 (0) 870 24 0 2171

 Français Tel: +33 (0) 1 41 91 8790
 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560