

LMV301

Low Input Bias Current, 1.8V Op Amp w/ Rail-to-Rail Output

General Description

The LMV301 CMOS operational amplifier is ideal for single supply, low voltage operation with a guaranteed operating voltage range from 1.8V to 5V. The low input bias current of less than 0.182pA typical, eliminates input voltage errors that may originate from small input signals. This makes the LMV301 ideal for electrometer applications requiring low input leakage such as sensitive photodetection transimpedance amplifiers and sensor amplifiers. The LMV301 also features a rail-to-rail output voltage swing in addition to a input common-mode range that includes ground. The LMV301 will drive a 600Ω resistive load and up to 1000pF capacitive load in unity gain follower applications. The low supply voltage also makes the LMV301 well suited for portable two-cell battery systems and single cell Li-lon systems.

The LMV301 exhibits excellent speed-power ratio, achieving 1MHz at unity gain with low supply current. The high DC gain of 100dB makes it ideal for other low frequency applications.

The LMV301 is offered in a space saving SC-70 package, which is only 2.0X2.1X1.0mm. It is also similar to the LMV321 except the LMV301 has a CMOS input.

Key Specifications

(Typical values unless otherwise specified)

Input bias current
Gain bandwidth product
Supply voltage @ 1.8V
Supply current
Input referred voltage noise @ 1kHz
DC Gain (600Ω load)


0.182pA
1MHz
1.8V to 5V
1.8V to 5V
40nV/√Hz
100dB

■ Output voltage range @ 1.8V 0.024 to 1.77V ■ Input common-mode voltage range −0.3V to V⁺ - 1.2V

Applications


- Thermocouple amplifiers
- Photo current amplifiers
- Transducer amplifiers
- Sample and hold circuits
- Low frequency active filters

Connection Diagram



Applications Circuit

Low Leakage Sample and Hold



Ordering Information

Package	Part Number	Package Marking	Package Marking Transport Media	
5-Pin SC70-5	LMV301MG	A48	1k Units Tape and Reel	MAA05A
	LMV301MGX		3k Units Tape and Reel	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 7)

Machine Model 200V
Human Body Model 2000V
Differential Input Voltage ±Supply Voltage

Supply Voltage (V⁺ - V⁻)

Output Short Circuit to V^+ (Note 2) Output Short Circuit to V^- (Note 2)

Storage Tempeature Range -65°C to 150°C

Mounting Temperature

Infrared or Convection (20 sec) 235°C

Junction Temperature (Note 3) 150°C

Operating Ratings(Note 1)

Supply Voltage 1.8V to 5.0V Temperature Range $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +85^{\circ}\text{C}$

Thermal Resistance (θ_{JA})

Ultra Tiny SC70-5 Package

5-pin Surface Mount 478°C/W

1.8V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 1.8V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$, and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

5.5V

Symbol	Parameter	Condition		Min	Тур	Max	Units
				(Note 5)	(Note 4)	(Note 5)	
V_{OS}	Input Offset Voltage	$V_{CM} = 0.4V, V^{+} = 1.3V, = V$	$/^{-} = -0.5 V$		0.9	8	mV
						9	
I _B	Input Bias Current				0.182	35	pА
						50	
Is	Supply Current	$V_{CM} = 0.4V, V^{+} = 1.3V, = V$	$/^{-} = -0.5 V$		150	250	μA
						275	
CMRR Common Mode Rejection		$0.3V \le V_{CM} \le 0.9V$		62	108		dB
	Ratio		60				
PSRR	Power Supply Rejection	$1.8V \le V^+ \le 5V,$		67	110		dB
	Ratio	$0.9 \le V_{CM} \le 2.5V$					
V _{CM}	Input Common-Mode Voltage	For CMRR ≥ 50dB	-0.3		0.6	V	
	Range			0			
A_V	Large Signal Voltage Gain	$R_L = 600\Omega$ to 0V, $V^+ = 1.2V$	80	119			
	Sourcing	$-0.6V$, $V_O = -0.2V$ to 0.8V,	75			dB	
		$R_L = 2k\Omega \text{ to 0V, V}^+ = 1.2V,$	80	111			
		$-0.6V$, $V_O = -0.2V$ to 0.8V,	75				
	Sinking	$R_L = 600\Omega$ to 0V, $V^+ = 1.2V$	/, V ⁻ =	80	94		
		$-0.6V$, $V_O = -0.2V$ to 0.8V,	$V_{CM} = 0V$	75			dB
		$R_L = 2k\Omega \text{ to 0V, V}^+ = 1.2V,$	V ⁻ =	80	96] UD
		$-0.6V$, $V_O = -0.2V$ to 0.8V, $V_{CM} = 0V$		75			
Vo	Output Swing	$R_L = 600\Omega$ to 0.9V	V _{OH}	1.65	1.72		V
		$V_{IN} = \pm 100 \text{mV}$		1.63			
			V _{OL}		0.074	0.100	V
		$R_L = 2k\Omega$ to 0.9V	V _{OH}	1.75	1.77		V
		$V_{IN} = \pm 100 \text{mV}$		1.74			
			V _{OL}		0.024	0.035	V
						0.040	
Io	Output Short Circuit Current	Sourcing,	'	4	8.4		mA
		$V_{O} = 0V, V_{IN} = 100 \text{mV}$		3.3			
		Sinking,		7	9.8		mA
		$V_{O} = 1.8V, V_{IN} = -100mV$					

1.8V AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 1.8V, V⁻ = 0V, V_{CM} = V⁺/2, V_O = V⁺/2, and R_L > 1M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Тур	Units
			(Note 4)	
SR	Slew Rate	(Note 6)	0.57	V/µs
GBW	Gain Bandwidth Product		1	MHz
φm	Phase Margin		60	Deg
G _m	Gain Margin		10	dB
e _n	Input-Referred Voltage	$f = 1kHz, V_{CM} = 0.5V$	40	nV/ √Hz
	Noise	f = 100kHz	30	
THD	Total Harmonic Distortion	$f = 1kHz, A_V = +1$	0.089	%
		$RL = 600k\Omega$, $V_{IN} = 1V_{PP}$		

2.7V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$, and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Condition			Max (Note 5)	Units
V _{os}	Input Offset Voltage	$V_{CM} = 0.35V, V^{+} = 1.7V,$		0.9	8 9	mV	
I _B	Input Bias Current			0.182	35 50	pA	
I _s	Supply Current	$V_{CM} = 0.35V, V^{+} = 1.7V,$	V ⁻ = -1V		153	250 275	μA
CMRR	Common Mode Rejection Ratio	$-0.15V \le V_{CM} \le 1.35V$		62 60	115		dB
PSRR	Power Supply Rejection Ratio	1.8V ≤ V+ ≤ 5V		67 62	110		dB
V _{CM}	Input Common-Mode Voltage Range	For CMRR ≥ 50dB	-0.3 0		1.5	V	
A _V Large Signal Voltage Gain Sourcing		$R_L = 600\Omega$ to 0V, V ⁺ = 1. -1.35V, V _O = -1V to 1V, $R_L = 2k\Omega$ to 0V, V ⁺ = 1.3	80 75 83	100		dB	
	Sinking	$-1.35V$, $V_O = -1V$ to 1V, $R_L = 600\Omega$ to 0V, $V^+ = 1$ $-1.35V$, $V_O = -1V$ to 1V,	.35V, V ⁻ = V _{CM} = 0V	77 80 75	98		dB
		$R_L = 2k\Omega$ to 0V, V ⁺ = 1.35V, V ⁻ = -1.35V, V _O = -1V to 1V, V _{CM} = 0V		80 75	99		
V _O	Output Swing	$R_L = 600\Omega$ to 1.35V $V_{IN} = \pm 100$ mV	V _{OH}	2.550 2.530	2.62		V
			V _{OL}		0.078	0.100	V
		$R_L = 2k\Omega$ to 1.35V $V_{IN} = \pm 100$ mV	V _{OH}	2.650 2.640	2.675		V
				0.024	0.045	V	
I _O	Output Short Circuit Current	Sourcing, $V_O = 0V, V_{IN} = 100 \text{mV}$	•	20 15	32		mA
		Sinking, $V_O = 2.7V, V_{IN} = -100mV$	19 12	24		mA	

2.7V AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = 1.0V$, $V_O = 1.35V$ and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Тур	Units
			(Note 4)	
SR	Slew Rate	(Note 6)	0.60	V/µs
GBW	Gain Bandwidth Product		1	MHz
φm	Phase Margin		65	Deg
G _m	Gain Margin		10	dB
e _n	Input-Referred Voltage	$f = 1kHz, V_{CM} = 0.5V$	40	nV/ √Hz
	Noise	f = 100kHz	30	
THD	Total Harmonic Distortion	$f = 1kHz, A_V = +1$	0.077	%
		$R_L = 600k\Omega$, $V_{IN} = 1V_{PP}$		

5V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$, and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition		Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
V _{OS}	Input Offset Voltage	$V_{CM} = 0.5V, V^{+} = 3V, V^{-} = -$, ,	0.9	8 9	mV	
l _B	Input Bias Current			0.182	35 50	pA	
I _s	Supply Current	$V_{CM} = 0.5V, V^{+} = 3V, V^{-} = -$		163	260 285	μΑ	
CMRR	Common Mode Rejection Ratio	$-1.3V \le V_{CM} \le 2.5V$	$-1.3V \le V_{CM} \le 2.5V$				dB
PSRR	Power Supply Rejection Ratio	1.8V ≤ V ⁺ ≤ 5V	67 62	110		dB	
V _{CM}	Input Common-Mode Voltage Range	For CMRR ≥ 50dB	-0.3 0		3.8	V	
A _V Large Signal Voltage Gain Sourcing		$R_L = 600\Omega$ to 0V, V ⁺ = 2.5V, $V_O = -2V$ to 2V, V_{CM}	86 82	117		dB	
		$R_L = 2k\Omega$ to 0V, V ⁺ = 2.5V, V -2.5V, V _O = -2V to 2V, V _{CM}	89 85	116			
Sinking		$R_L = 600\Omega$ to 0V, V ⁺ = 2.5V, $-2.5V$, $V_O = -2V$ to 2V, V_{CM}	80 75	105		dB	
		$R_L = 2k\Omega$ to 0V, $V^+ = 2.5V$, $V^- = -2.5V$, $V_O = -2V$ to 2V, $V_{CM} = 0V$		80 75	107		ив
Vo	Output Swing	$R_L = 600\Omega$ to 2.5V $V_{IN} = \pm 100$ mV	V _{OH}	4.850 4.840	4.893		V
			V _{OL}		0.1	0.150 1.160	V
		$R_L = 2k\Omega$ to 2.5V	V _{OH}	4.935	4.966		V
		$V_{IN} = \pm 100 \text{mV}$	V _{OL}		0.034	0.065 0.075	V
Io	Output Short Circuit Current	Sourcing, V _O = 0V, V _{IN} = 100mV	•	85 68	108		mA
		Sinking, $V_O = 5V$, $V_{IN} = -100$ mV		60 45	69		mA

5V AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = 2.5V$ and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 4)	Units
SR	Slew Rate	(Note 6)	0.66	V/µs
GBW	Gain Bandwidth Product		1	MHz
φm	Phase Margin		70	Deg
G _m	Gain Margin		15	dB
e _n	Input-Referred Voltage	f = 1kHz, V _{CM} = 1V	40	nV/ √Hz
	Noise	f = 100kHz	30	
THD	Total Harmonic Distortion	$f = 1kHz, A_V = +1$ $R_L = 600\Omega, V_O = 1V_{PP}$	0.069	%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Applies to both single supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45mA over long term may adversely affect reliability.

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.


Note 4: Typical value represent the most likely parametric norm.

Note 5: All limits are guaranteed by testing or statistical analysis.

Note 6: V⁺ = 5V. Connected as voltage follower with 5V step input. Number specified is the slower of the positive and negative slew rates.

Note 7: Human body model, $1.5k\Omega$ in series with 100pF. Machine model, 200Ω in series with 100pF.


Simplified Schematic



Typical Performance Characteristics


Unless otherwise specified, $T_A = 25$ °C.

Supply Current vs. Supply Voltage



20019359


Output Negative Swing vs. Supply Voltage




20019361

6

Output Positive Swing vs. Supply Voltage




Output Negative Swing vs. Supply Voltage




20019360


Output Positive Swing vs. Supply Voltage



20019362





$\textbf{Typical Performance Characteristics} \quad \textbf{Unless otherwise specified, } \textbf{T}_{A} = 25^{\circ}\textbf{C}. \quad \textbf{(Continued)}$




$\rm V_{OS}$ vs. $\rm V_{CM}$ 1.2 V_S = 5V 0.8 85°C 25°C V_{OS} (mV) 0.6 0.4 -40°C 0.2 0 0.5 1 1.5 2 2.5 3 3.5 V_{CM} (V)


Sinking Current vs. Output Voltage





Sourcing Current vs. Output Voltage







7 www.national.com

Typical Performance Characteristics Unless otherwise specified, T_A = 25°C. (Continued)


Sourcing Current vs. Output Voltage




20019373



Open Loop Frequency Response




Sinking Current vs. Output Voltage




20019372

Open Loop Frequency Response




20019353

Open Loop Frequency Response




Typical Performance Characteristics Unless otherwise specified, $T_A = 25$ °C. (Continued)

Open Loop Frequency Response




Open Loop Frequency Response




19356


Open Loop Frequency Response




Noise vs. Frequency Response




Noise vs. Frequency Response





Noise vs. Frequency Response





$\textbf{Typical Performance Characteristics} \quad \textbf{Unless otherwise specified, } T_{A} = 25^{\circ}\text{C. (Continued)}$





Application Hints

Compensating Input Capacitance

The high input resistance of the LMV301 op amp allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier circuit, Figure 1, the frequency of this pole is

$$fp = \frac{1}{2\pi C_S R_P}$$

where C_S is the total capacitance at the inverting input, including amplifier input capacitance and any stray capacitance from the IC socket (if one is used), circuit board traces, etc., and R_P is the parallel combination of R_F and R_{IN} . This formula, as well as all formulae derived below, apply to inverting and non-inverting op amp configurations.

When the feedback resistors are smaller than a few $k\Omega$, the frequency of the feedback pole will be quite high, since C_S is generally less than 10pF. If the frequency of the feedback pole is much higher than the "ideal" closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the "ideal" -3dB frequency, a feedback capacitor, C_F, should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low frequency noise gain. To maintain stability a feedback capacitor will probably be needed if

$$(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1) \leq \sqrt{6 \times 2\pi \times \mathsf{GBW} \times \mathsf{R}_{\mathsf{F}} \times \mathsf{C}_{\mathsf{S}}}$$

where

$$\left(\frac{R_F}{R_{IN}} + 1\right)$$

is the amplifier's low frequency noise gain and GBW is the amplifier's gain bandwidth product. An amplifier's low frequency noise gain is represented by the formula

$$\left(\frac{R_F}{R_{IN}}+1\right)$$

regardless of whether the amplifier is being used in inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \geq 2\sqrt{GBW \times R_F \times C_S},$$

the following value of feedback capacitor is recommended:

$$C_{F} = \frac{C_{S}}{2\left(\frac{R_{F}}{R_{IN}} + 1\right)}$$

lf


$$\left(\frac{\mathsf{R}_\mathsf{F}}{\mathsf{R}_\mathsf{IN}} + 1\right) < 2\sqrt{\mathsf{GBW} \times \mathsf{R}_\mathsf{F} \times \mathsf{C}_\mathsf{S}}$$

the feedback capacitor should be:

$$c_{\text{F}} = \sqrt{\frac{c_{\text{S}}}{\text{GBW} \times \text{R}_{\text{F}}}}$$

Note that these capacitor values are usually significantly smaller than those given by the older, more conservative formula:

$$C_F = \frac{C_S R_{IN}}{R_F}$$



CS consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket. CF compensates for the pole caused by Cs and the feedback resistors.

FIGURE 1. General Operational Amplifier Circuit

Using the smaller capacitor will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for C_F may be different from the one estimated using the breadboard. In most cases, the values of C_F should be checked on the actual circuit, starting with the computed value.

Application Hints (Continued)

Capacitive Load Tolerance

Like many other op amps, the LMV301 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity gain follower. The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable. As shown in Figure 2, the addition of a small resistor (50 Ω to 100Ω) in series with the op amp's output, and a capacitor (5pF to 10pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




FIGURE 2. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V $^+$ (*Figure 3*). Typically a pull up resistor conducting 500 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor.




FIGURE 3. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 100pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the low bias current of the LMV301, typically less than 0.182pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptable low, because under conditions of the high humidity or dust or contamination, the surface leakage will be appreciable. To minimized the effect of any surface leakage, lay out a ring of foil completely surrounding the LMV301's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op amp's inputs. See Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. The PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMV301's actual performance. However, if a guard ring is held within 5mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier performance. See Figure 5a, Figure 5b, Figure 5c for typical connections of guard rings for standard op amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 5d.






FIGURE 4. Example, using the LMV301, of Guard Ring in P.C. Board Layout


Application Hints (Continued)




(a) Inverting Amplifier



(b) Non-Inverting Amplifier






(d) Howland Current Pump

FIGURE 5. Guard Ring Connections

Application Hints (Continued)

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an

insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 6




(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

FIGURE 6. Air Wiring


Typical Single-Supply Applications

 $(V_{+} = 5.0 \text{ VDC})$

Low-Leakage Sample-and-Hold



Sine-Wave Oscillator




Oscillator frequency is determined by R1, R2, C1, and C2: fosc = $1/2\pi$ RC, where R = R1 = R2 and


$$C = C1 = C2$$
.

This circuit, as shown, oscillates at 2.0kHz with a peak-to-peak output swing of 4.5V.


1 Hz Square-Wave Oscillator



Power Amplifier




10Hz Bandpass Filter




 $f_{O} = 10 \text{ Hz}$ Q = 2.1Gain = -8.8

10 Hz High-Pass Filter



$$\begin{split} &f_{\text{C}} = 10 \text{ Hz} \\ &d = 0.895 \\ &\text{Gain} = 1 \\ &2 \text{ dB passband ripple} \end{split}$$


1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



 $f_c = 1 Hz$ d = 1.414Gain = 1.57

16


SC70-5 Tape Dimensions



SC70-5 Tape Format

Tape Format


Tape Section	# Cavities	Cavity Status	Cover Tape Status	
Leader	0 (min)	Empty	Sealed	
(Start End)	75 (min)	Empty	Sealed	
Carrier	3000	Filled	Sealed	
	250	Filled	Sealed	
Trailer	125 (min)	Empty	Sealed	
(Hub End)	0 (min)	Empty	Sealed	




8mm	7.00	0.059	0.512	0.795	2.165	0.331+ 0.059/-0.000	0.567	W1 + 0.078/-0.039
	330.00	1.50	13.00	20.20	55.00	8.40 + 1.50/- 0.00	14.40	W1 + 2.00/–1.00
Tape Size	Α	В	С	D	N	W1	W2	W3

Physical Dimensions inches (millimeters)

unless otherwise noted





SC70-5 NS Package Number MAA05A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.