

SIGNATURE SERIES




Universal Standard Ground Sense Op-Amp.

LM358 family, LM324 family, LM2904 family, LM2902 family

●Description

The Universal Standard family LM358/324, LM2904/2902 monolithic ICs integrate two independent op-amps and phase compensation capacitors on a single chip and feature high-gain, low power consumption, and an operating voltage range of 3[V] to 32[V] (single power supply.)





☆Under development

●Characteristics

- 1) Operating temperature range
Commercial Grade
LM358/324 family: 0[°C] to +70[°C]
Extended Industrial Grade
LM2904/2902 family: -40[°C] to +125[°C]
- 2) Wide operating supply voltage
+3[V] to +32[V] (single supply)
± 1.5[V] to ± 16[V] (dual supply)
- 3) Low supply current
- 4) Common-mode input voltage range including ground
- 5) Differential input voltage range equal to maximum rated supply voltage
- 6) High large signal voltage gain
- 7) Wide output voltage range

●Pin Assignment



☆Under development

SO package8	TSSOP8	Mini SO8	SO package14	TSSOP14
LM358DT	LM358PT	LM358ST	LM324DT	LM324PT
LM358WDT	LM358WPT	LM2904ST	LM324WDT	LM2902PT
LM2904DT	LM2904PT		LM2902DT	
LM2904WDT	LM2904WPT		LM2902WDT	

● Absolute Maximum Ratings (Ta=25[°C])

Parameter	Symbol	Rating				Unit
		LM358 family	LM324 family☆	LM2904 family	LM2902 family☆	
Supply Voltage	VDD	+32				V
Operating Temperature Range	Topr	0 to +70		-40 to +125		°C
Storage Temperature Range	Tstg	-65 to +150				°C
Input Common-mode Voltage	VICM	-0.3 to +32				V
Maximum Junction Temperature	Tjmax	+150				°C

☆ Under development

● Electric Characteristics

○ LM358, LM324 family (Unless otherwise specified, Vcc⁺=+5[V], Vcc⁻=0[V])

Parameter	Symbol	Temperature range	Limit						Unit	Conditions	Fig.No
			LM358 family			LM324 family☆					
			Min.	Typ.	Max.	Min.	Typ.	Max.			
Input Offset Voltage (*1)	VIO	25°C	—	2	7	—	—	7	mV	VO=1.4[V], RS=0[Ω] 5[V] < Vcc ⁺ < 30[V] 0 < VIC < Vcc ⁺ - 1.5[V]	2
		Full range	—	—	9	—	—	9			
Input Offset Current (*1)	IIO	25°C	—	2	30	—	2	30	nA	VO=1.4[V]	2
		Full range	—	—	—	—	—	100			
Input Bias Current (*1)	IIB	25°C	—	20	150	—	20	150	nA	VO=1.4[V]	2
		Full range	—	—	200	—	—	300			
Large Signal Voltage Gain	AVD	25°C	25	100	—	25	100	—	V/mV	Vcc ⁺ =15[V] VO=1.4[V] to 11.4[V] RL=2[kΩ]	2
Supply Voltage Rejection Ratio	SVR	25°C	65	100	—	65	110	—	dB	RS ≤ 10[kΩ] Vcc ⁺ =5[V] to 30[V]	2
		Full range	65	—	—	65	—	—			
Supply Current (All Amp)	ICC	25°C	—	—	—	—	0.7	1.2	mA	Vcc ⁺ =5[V], No Load Vcc ⁺ =30[V], No Load Vcc ⁺ =5[V], No Load Vcc ⁺ =30[V], No Load	3
		25°C	—	—	—	—	1.5	3			
		Full range	—	0.7	1.2	—	0.8	3			
		Full range	—	—	2	—	1.5	3			
Input Common-mode Voltage Range	VICM	25°C	—	—	Vcc ⁺ -1.5	—	—	Vcc ⁺ -1.5	V	Vcc ⁺ =30[V]	2
		Full range	—	—	Vcc ⁺ -2.0	—	—	Vcc ⁺ -2.0			
Common-mode Rejection Ratio	CMR	25°C	70	85	—	70	80	—	dB	RS ≤ 10[kΩ]	2
		Full range	60	—	—	60	—	—			
Output Short Circuit Current (*2)	Isource	25°C	20	40	60	20	40	70	mA	Vcc ⁺ =15[V], VO=+2[V] VID=+1[V]	3
Output Sink Current (*2)	Isink	25°C	10	20	—	10	20	—	mA	VO=+2[V], Vcc ⁺ =15[V], VID=-1[V] VO=+0.2[V], Vcc ⁺ =15[V], VID=-1[V]	3
			12	50	—	12	50	—	μA		
Output Voltage Swing	Vopp	25°C	0	—	Vcc ⁺ -1.5	—	—	—	V	RL=2[kΩ]	3
		Full range	0	—	Vcc ⁺ -2.0	—	—	—			
High Level Output Voltage	VOH	25°C	27	28	—	27	28	—	V	Vcc ⁺ =30[V], RL=10[kΩ]	3
		Full range	27	—	—	27	—	—			
Low Level Output Voltage	VOL	25°C	—	5	20	—	5	20	mV	RL=10[kΩ]	3
		Full range	—	—	20	—	—	20			
Slew Rate	SR	25°C	—	0.6	—	—	0.4	—	V/μs	RL=2[kΩ], CL=100[pF], Vcc ⁺ =15[V] VI=0.5[V] to 3[V], Unity Gain	3
Gain Bandwidth Product	GBP	25°C	—	1.1	—	—	1.3	—	MHz	Vcc ⁺ =30[V], RL=2[kΩ], CL=100[pF] VIN=10[mV], f=100[kHz]	3
Total Harmonic Distortion	THD	25°C	—	0.02	—	—	0.015	—	%	f=1[kHz], AV=20[dB] RL=2[kΩ] CL=100[pF], VO=2[Vpp]	3
Input Equivalent Noise Voltage	en	25°C	—	55	—	—	40	—	nV/√Hz	f=1[kHz], RS=100[Ω] Vcc ⁺ =30[V]	3
Input Offset Voltage Drift	DVIO	—	—	7	—	—	7	—	μV/°C	—	—
Input Offset Current Drift	DIIO	—	—	10	—	—	10	—	pA/°C	—	—
Channel Separation	VO1/VO2	25°C	—	120	—	—	120	—	dB	1[kHz] ≤ f ≤ 20[kHz]	5

(*1) Absolute value

☆ Under development

(*2) Under high temperatures, please consider the power dissipation when selecting the output current.

When output terminal is continuously shorted the output current reduces the internal temperature by flushing.

○ LM2904, LM2902 family (Unless otherwise specified, $V_{CC}^+ = +5[V]$, $V_{CC}^- = 0[V]$)

Parameter	Symbol	Temperature range	Limit						Unit	Conditions	Fig.No	
			LM2904 family			LM2902 family☆						
			Min.	Typ.	Max.	Min.	Typ.	Max.				
Input Offset Voltage (*3)	VIO	25°C	—	2	7	—	2	7	mV	VO=1.4[V]	2	
		Full range	—	—	9	—	—	9				
Input Offset Current (*3)	IIO	25°C	—	2	50	—	2	30	nA	VO=1.4[V]	2	
		Full range	—	—	200	—	—	200				
Input Bias Current (*3)	IIB	25°C	—	20	150	—	20	150	nA	VO=1.4[V]	2	
		Full range	—	—	200	—	—	300				
Large Signal Voltage Gain	AVD	25°C	25	100	—	25	100	—	V/mV	V _{CC} ⁺ =15[V] VO=1.4[V] to 11.4[V] RL=2[kΩ]	2	
Supply Voltage Rejection Ratio	SVR	25°C	65	100	—	65	110	—	dB	RS≤10[kΩ]	2	
		Full range	65	—	—	65	—	—				
Supply Current (All Amp)	ICC	25°C	—	0.7	1.2	—	0.7	1.2	mA	V _{CC} ⁺ =5[V], No Load	3	
		25°C	—	—	—	—	1.5	3				V _{CC} ⁺ =30[V], No Load
		Full range	—	—	2	—	0.8	1.2				V _{CC} ⁺ =5[V], No Load
		Full range	—	—	—	—	1.5	3				V _{CC} ⁺ =30[V], No Load
Input Common-mode Voltage Range	VICM	25°C	—	—	V _{CC} ⁺ -1.5	—	—	V _{CC} ⁺ -1.5	V	V _{CC} ⁺ =30[V]	2	
		Full range	—	—	V _{CC} ⁺ -2.0	—	—	V _{CC} ⁺ -2.0				
Common-mode Rejection Ratio	CMR	25°C	70	85	—	70	80	—	dB	RS=10[kΩ]	2	
		Full range	60	—	—	60	—	—				
Output Short Circuit Current (*4)	Isource	25°C	20	40	60	20	40	70	mA	V _{CC} ⁺ =+15[V], VO=+2[V] VID=+1[V]	3	
Output Sink Current (*4)	Isink	25°C	10	20	—	10	20	—	mA	VO=2[V], V _{CC} ⁺ =+5[V] VID=-1[V]	3	
			12	50	—	12	50	—	μA	VO=+0.2[V], V _{CC} ⁺ =+15[V], VID=-1[V]		
Output Voltage Swing	Vopp	25°C	0	—	V _{CC} ⁺ -1.5	—	—	—	V	RL=2[kΩ]	3	
		Full range	0	—	V _{CC} ⁺ -2.0	—	—	—				
High Level Output Voltage	VOH	25°C	27	—	—	27	28	—	V	V _{CC} ⁺ =30[V], RL=10[kΩ]	3	
		Full range	27	28	—	27	—	—				V _{CC} ⁺ =30[V], RL=10[kΩ]
Low Level Output Voltage	VOL	25°C	—	5	20	—	5	20	mV	RL=10[kΩ]	3	
		Full range	—	—	20	—	—	20				
Slew Rate	SR	25°C	—	0.6	—	—	0.4	—	V/μs	RL=2[kΩ], CL=100[pF], Unity Gain VI=0.5[V] to 3[V] V _{CC} ⁺ =1.5[V]	3	
Gain Bandwidth Product	GBP	25°C	—	1.1	—	—	1.3	—	MHz	V _{CC} ⁺ =30[V], RL=2[kΩ] CL=100[pF] VIN=10[mV]	3	
Total Harmonic Distortion	THD	25°C	—	0.02	—	—	0.015	—	%	f=1[kHz], AV=20[dB] RL=2[kΩ] CL=100[pF], V _{CC} ⁺ =30[V], VO=2[Vpp]	3	
Input Equivalent Noise Voltage	en	25°C	—	—	—	—	40	—	nV/√Hz	f=1[kHz], RS=100[Ω] V _{CC} ⁺ =30[V]	3	
Input Offset Voltage Drift	DVIO	—	—	7	—	—	7	—	μV/°C	—	—	
Input Offset Current Drift	DIIO	—	—	10	—	—	10	—	pA/°C	—	—	
Channel Separation	VO1/VO2	25°C	—	120	—	—	120	—	dB	1[kHz] ≤ f ≤ 20[kHz]	5	

(*3) Absolute value

☆ Under development

(*4) Under high temperatures, please consider the power dissipation when selecting the output current.

When the output terminal is continuously shorted the output current reduces the internal temperature by flushing.

● Circuit Diagram




Fig.1 Circuit Diagram (each Op-Amp)

● Measurement circuit 1 NULL Method measurement condition

V_{cc}^+ , V_{cc}^- , EK, Vicm Unit: [V]

Parameter	VF	S1	S2	S3	LM358/LM324 family				LM2904/LM2902 family				Calculation
					V_{cc}^+	V_{cc}^-	EK	Vicm	V_{cc}^+	V_{cc}^-	EK	Vicm	
Input Offset Voltage	VF1	ON	ON	OFF	5 to 30	0	-1.4	0	5 to 30	0	-1.4	0	1
Input Offset Current	VF2	OFF	OFF	OFF	5	0	-1.4	0	5	0	-1.4	0	2
Input Bias Current	VF3	OFF	ON	OFF	5	0	-1.4	0	5	0	-1.4	0	3
	VF4	ON	OFF		5	0	-1.4	0	5	0	-1.4	0	
Large Signal Voltage Gain	VF5	ON	ON	ON	15	0	-1.4	0	15	0	-1.4	0	4
	VF6				15	0	-11.4	0	15	0	-11.4	0	
Common-mode Rejection Ratio	VF7	ON	ON	OFF	5	0	-1.4	0	5	0	-1.4	0	5
	VF8				5	0	-1.4	3.5	5	0	-1.4	3.5	
Supply Voltage Rejection Ratio	VF9	ON	ON	OFF	5	0	-1.4	0	5	0	-1.4	0	6
	VF10				30	0	-1.4	0	30	0	-1.4	0	

— Calculation —

1. Input Offset Voltage (VIO)

$$V_{io} = \frac{|VF1|}{1 + R_f/R_s} \text{ [V]}$$

2. Input Offset Current (IIO)

$$I_{io} = \frac{|VF2 - VF1|}{R_i(1 + R_f/R_s)} \text{ [A]}$$

3. Input Bias Current (IIB)

$$I_b = \frac{|VF4 - VF3|}{2 \times R_i(1 + R_f/R_s)} \text{ [A]}$$

4. Large Signal Voltage Gain (AVD)

$$A_V = 20 \times \text{Log} \frac{10 \times (1 + R_f/R_s)}{|VF6 - VF5|} \text{ [dB]}$$

5. Common-mode Rejection Ratio (CMRR)

$$\text{CMRR} = 20 \times \text{Log} \frac{3.5 \times (1 + R_f/R_s)}{|VF8 - VF7|} \text{ [dB]}$$

6. Supply Voltage Rejection Ratio (SVR)

$$\text{PSRR} = 20 \times \text{Log} \frac{\Delta V_{cc^+} \times (1 + R_f/R_s)}{VF_{10} - VF_9} \text{ [dB]}$$

$\Delta V_{cc^+} = 25V$




Fig.2 Measurement circuit1 (Each Op-Amps)

● Measurement circuit2 Switch condition

SW No.	SW 1	SW 2	SW 3	SW 4	SW 5	SW 6	SW 7	SW 8	SW 9	SW 10	SW 11	SW 12	SW 13	SW 14	SW 15
Supply Current	OFF	OFF	OFF	ON	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
High level Output Voltage	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF
Low level Output Voltage	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF
Output source current	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON
Output sink current	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON
Slew Rate	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF
Gain band width product	OFF	ON	OFF	OFF	OFF	ON	ON	OFF	OFF	ON	ON	OFF	OFF	OFF	OFF
Equivalent input noise voltage	ON	OFF	OFF	OFF	ON	OFF	ON	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF




Fig.3 Measurement circuit2 (Each Op-Amps)




Fig.4 Slew Rate Input Waveform

● Measurement Circuit3 Channel Separation




Fig.5 Measurement Circuit3

● Description of Electrical Characteristics

Described below are descriptions of the relevant electrical terms

Please note that item names, symbols and their meanings may differ from those on another manufacturer's documents.

1. Absolute maximum ratings

The absolute maximum ratings are values that should never be exceeded, since doing so may result in deterioration of electrical characteristics or damage to the part itself as well as peripheral components.

1.1 Power supply voltage (V_{CC}^{\dagger}/V_{CC})

Expresses the maximum voltage that can be supplied between the positive and negative supply terminals without causing deterioration of the electrical characteristics or destruction of the internal circuitry.

1.2 Differential input voltage (VID)

Indicates the maximum voltage that can be supplied between the non-inverting and inverting terminals without damaging the IC.

1.3 Input common-mode voltage range (VICM)

Signifies the maximum voltage that can be supplied to non-inverting and inverting terminals without causing deterioration of the characteristics or damage to the IC itself. Normal operation is not guaranteed within the common-mode voltage range of the maximum ratings – use within the input common-mode voltage range of the electric characteristics instead.

1.4 Operating and storage temperature ranges (T_{opr} , T_{stg})

The operating temperature range indicates the temperature range within which the IC can operate. The higher the ambient temperature, the lower the power consumption of the IC. The storage temperature range denotes the range of temperatures the IC can be stored under without causing excessive deterioration of the electrical characteristics.

1.5 Power dissipation (P_d)

Indicates the power that can be consumed by a particular mounted board at ambient temperature (25°C). For packaged products, P_d is determined by the maximum junction temperature and the thermal resistance.

2. Electrical characteristics

2.1 Input offset voltage (VIO)

Signifies the voltage difference between the non-inverting and inverting terminals. It can be thought of as the input voltage difference required for setting the output voltage to 0 V.

2.2 Input offset voltage drift (DVIO)

Denotes the ratio of the input offset voltage fluctuation to the ambient temperature fluctuation.

2.3 Input offset current (IIO)

Indicates the difference of input bias current between the non-inverting and inverting terminals.

2.4 Input offset current drift (DIIO)

Signifies the ratio of the input offset current fluctuation to the ambient temperature fluctuation.

2.5 Input bias current (IIB)

Denotes the current that flows into or out of the input terminal, it is defined by the average of the input bias current at the non-inverting terminal and the input bias current at the inverting terminal.

2.6 Circuit current (ICC)

Indicates the current of the IC itself that flows under specified conditions and during no-load steady state.

2.7 High level output voltage/low level output voltage (VOH/VOL)

Signifying the voltage range that can be output under specified load conditions, it is in general divided into high level output voltage and low level output voltage. High level output voltage indicates the upper limit of the output voltage, while low level output voltage the lower limit.

2.8 Large signal voltage gain (AVD)

The amplifying rate (gain) of the output voltage against the voltage difference between non-inverting and inverting terminals, it is (normally) the amplifying rate (gain) with respect to DC voltage.

$AVD = (\text{output voltage fluctuation}) / (\text{input offset fluctuation})$

2.9 Input common-mode voltage range (VICM)

Indicates the input voltage range under which the IC operates normally.

2.10 Common-mode rejection ratio (CMRR)

Signifies the ratio of fluctuation of the input offset voltage when the in-phase input voltage is changed (DC fluctuation).

$CMRR = (\text{change in input common-mode voltage}) / (\text{input offset fluctuation})$

2.11 Power supply rejection ratio (SVR)

Denotes the ratio of fluctuation of the input offset voltage when supply voltage is changed (DC fluctuation).

$SVR = (\text{change in power supply voltage}) / (\text{input offset fluctuation})$

2.12 Output source current/ output sink current (IOH/IOL)

The maximum current that can be output under specific output conditions, it is divided into output source current and output sink current. The output source current indicates the current flowing out of the IC, and the output sink current the current flowing into the IC.

2.13 Channel separation (VO1/VO2)

Expresses the amount of fluctuation of the input offset voltage or output voltage with respect to the change in the output voltage of a driven channel.


2.14 Slew rate (SR)

Indicates the time fluctuation ratio of the output voltage when an input step signal is supplied.

2.15 Gain bandwidth product (GBP)

The product of the specified signal frequency and the gain of the op-amp at such frequency, it gives the approximate value of the frequency where the gain of the op-amp is 1 (maximum frequency, and unity gain frequency).

Derating curves



Power Dissipation

Package	Pd[W]	θ_{ja} [°C/W]
SO Package8 (*7)	450	3.6
TSSOP8 (*5)	500	4.0
Mini SO8 (*6)	470	3.76

$$\theta_{ja} = (T_j - T_a) / P_d \text{ [}^\circ\text{C/W]}$$

Fig.6 Derating Curves

Precautions

1) Unused circuits

When there are unused circuits, it is recommended that they be connected as in Fig.7, setting the non-inverting input terminal to a potential within the in-phase input voltage range (VICM).

2) Input terminal voltage

Applying $V_{cc} + 32V$ to the input terminal is possible without causing deterioration of the electrical characteristics or destruction, irrespective of the supply voltage. However, this does not ensure normal circuit operation. Please note that the circuit operates normally only when the input voltage is within the common mode input voltage range of the electric characteristics.

3) Power supply (single / dual)

The op-amp operates when the voltage supplied is between V_{cc}^+ and V_{cc}^- . Therefore, the single supply op-mp can be used as a dual supply op-amp as well.

4) Power dissipation (Pd)

Using the unit in excess of the rated power dissipation may cause deterioration in electrical characteristics due to the rise in chip temperature, including reduced current capability. Therefore, please take into consideration the power dissipation (Pd) under actual operating conditions and apply a sufficient margin in thermal design. Refer to the thermal derating curves for more information.

5) Short-circuit between pins and erroneous mounting

Incorrect mounting may damage the IC. In addition, the presence of foreign substances between the outputs, the output and the power supply, or the output and V_{cc}^- may result in IC destruction.

6) Operation in a strong electromagnetic field

Operation in a strong electromagnetic field may cause malfunctions.

7) Radiation

This IC is not designed to withstand radiation.

8) IC handling

Applying mechanical stress to the IC by deflecting or bending the board may cause fluctuation of the electrical characteristics due to piezoelectric (piezo) effects.

9) IC operation

The output stage of the IC is configured using Class C push-pull circuits. Therefore, when the load resistor is connected to the middle potential of V_{cc}^+ and V_{cc}^- , crossover distortion occurs at the changeover between discharging and charging of the output current. Connecting a resistor between the output terminal and V_{cc}^- , and increasing the bias current for Class A operation will suppress crossover distortion.

10) Board inspection

Connecting a capacitor to a pin with low impedance may stress the IC. Therefore, discharging the capacitor after every process is recommended. In addition, when attaching and detaching the jig during the inspection phase, ensure that the power is turned OFF before inspection and removal. Furthermore, please take measures against ESD in the assembly process as well as during transportation and storage.

11) Output capacitor

Discharge of the external output capacitor to V_{cc}^+ is possible via internal parasitic elements when V_{cc}^+ is shorted to V_{cc}^- , causing damage to the internal circuitry due to thermal stress. Therefore, when using this IC in circuits where oscillation due to output capacitive load does not occur, such as in voltage




Fig.7 Disable circuit example

