### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# M16C/63 Group

# HARDWARE MANUAL RENESAS MCU M16C FAMILY / M16C/60 SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Rev.1.00 2009.09

#### Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
   You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

#### General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
  not access these addresses; the correct operation of LSI is not guaranteed if they are
  accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

# How to Use This Manual

#### 1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual. The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M16C/63 Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Website.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	M16C/63 Group	REJ03B0271
		Datasheet	
Hardware manual	Hardware specifications (pin assignments,	M16C/63 Group	This hardware
	memory maps, peripheral function	Hardware Manual	manual
	specifications, electrical characteristics, timing		
	charts) and operation description		
	Note: Refer to the application notes for details on		
	using peripheral functions.		
Software manual	Descriptions of CPU instruction set	M16C/60,	REJ09B0137
		M16C/20,	
		M16C/Tiny Series	
		Software Manual	
Application note	Information on using peripheral functions and	Available from the I	Renesas
	application examples	Technology website	Э.
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		


#### 2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Registers, bits, and pins Registers, bits, and pins are indicated by symbols. Each symbol has a register/bit/pin identifier after the symbol. Example: PM03 bit in the PM0 register P3\_5 pin, VCC pin
(2) Numbers A binary number has the suffix "b" except for a 1-bit value. A hexadecimal number has the suffix "h". A decimal number has no suffix. Example: Binary notation: 11b Hexadecimal notation: EFA0h Decimal notation: 1234

#### 3. Register Notation

The symbols and terms used in register diagrams are described below.



\*1

Blank box: Set this bit to 0 or 1 according to the function.

0: Set this bit to 0.

1: Set this bit to 1.

X: Nothing is assigned to this bit.

\*2

RW: Read and write

RO: Read only

WO: Write only (the read value is undefined)

-: Not applicable

\*3

• Reserved bit: This bit field is reserved. Set this bit to a specified value. For RW bits, the written value is read unless otherwise noted.

\*4

• No register bit(s): No register bit(s) is/are assigned to this field. If necessary, set to 0 for possible future implementation.

• Do not use this combination: Proper operation is not guaranteed when this value is set.

• Functions vary with operating modes: Functions vary with peripheral operating modes. Refer to register illustrations of the respective mode.

#### 4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connect
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners.

IEBus is a registered trademark of NEC Electronics Corporation. HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

## Table of Contents

SF	R Page	e Reference	B-1
1.	Ove	erview	1
	1.1	Features	1
	1.1.	.1 Applications	1
	1.2	Specifications	2
	1.3	Product List	6
	1.4	Block Diagram	8
	1.5	Pin Assignments	10
	1.6	Pin Functions	18
2.	Cen	ntral Processing Unit (CPU)	
	2.1	Data Registers (R0, R1, R2, and R3)	
	2.2	Address Registers (A0 and A1)	
	2.3	Frame Base Register (FB)	24
	2.4	Interrupt Table Register (INTB)	24
	2.5	Program Counter (PC)	24
	2.6	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	24
	2.7	Static Base Register (SB)	24
	2.8	Flag Register (FLG)	24
	2.8.	.1 Carry Flag (C Flag)	24
	2.8.2	.2 Debug Flag (D Flag)	24
	2.8.3	.3 Zero Flag (Z Flag)	24
	2.8.4	.4 Sign Flag (S Flag)	24
	2.8.	.5 Register Bank Select Flag (B Flag)	24
	2.8.	.6 Overflow Flag (O Flag)	24
	2.8.	.7 Interrupt Enable Flag (I Flag)	24
	2.8.	.8 Stack Pointer Select Flag (U Flag)	25
	2.8.9	.9 Processor Interrupt Priority Level (IPL)	25
	2.8.	.10 Reserved Areas	25
3.	Add	dress Space	26
	3.1	Address Space	
	3.2	Memory Map	27
	3.3	Accessible Area in Each Mode	

4.	Spe	cial	Function Registers (SFRs)	29
	4.1	SFF	२ड	29
	4.2	Not	es on SFRs	45
	4.2.	1	Register Settings	45
5.	Prot	tecti	on	
	5.1	Intro	oduction	
	5.2	Reg	gister	
	5.2.	1	Protect Register (PRCR)	46
	5.3	Not	es on Protection	48
6.	Res	ets		
	6.1	Intro	oduction	
	6.2	Reg	gisters	50
	6.2.	1	Processor Mode Register 0 (PM0)	51
	6.2.	2	Reset Source Determine Register (RSTFR)	52
	6.3	Opt	ional Function Select Area	53
	6.3.	1	Optional Function Select Address 1 (OFS1)	53
	6.4	Ope	erations	55
	6.4.	1	Status after Reset	55
	6.4.	2	Hardware Reset	58
	6.4.	3	Power-On Reset Function	59
	6.4.	4	Voltage Monitor 0 Reset	60
	6.4.	5	Voltage Monitor 1 Reset	60
	6.4.	6	Voltage Monitor 2 Reset	60
	6.4.	7	Oscillator Stop Detect Reset	61
	6.4.	8	Watchdog Timer Reset	61
	6.4.	9	Software Reset	61
	6.4.	10	Cold/Warm Start Discrimination	62
	6.5	Not	es on Resets	
	6.5.	1	Power Supply Rising Gradient	
	6.5.	2	Power-On Reset	
	6.5.	3	OSDR Bit (Oscillation Stop Detect Reset Detection Flag)	63
7.	Volt	age	Detector	64
	7.1	Intro	oduction	64

	7.2 R	egisters	
	7.2.1	Voltage Detector 2 Flag Register (VCR1)	67
	7.2.2	Voltage Detector Operation Enable Register (VCR2)	
	7.2.3	Voltage Monitor Function Select Register (VWCE)	69
	7.2.4	Voltage Detector 1 Level Select Register (VD1LS)	70
	7.2.5	Voltage Monitor 0 Control Register (VW0C)	71
	7.2.6	Voltage Monitor 1 Control Register (VW1C)	72
	7.2.7	Voltage Monitor 2 Control Register (VW2C)	74
	7.3 O	ptional Function Select Area	76
	7.3.1	Optional Function Select Address 1 (OFS1)	76
	7.4 O	perations	77
	7.4.1	Digital Filter	77
	7.4.2	Voltage Detector 0	78
	7.4.3	Voltage Detector 1	80
	7.4.4	Voltage Detector 2	
	7.5 Ir	iterrupts	
8.	Clock	Generator	
	8.1 Ir	troduction	
	8.2 R	egisters	
	8.2.1	Processor Mode Register 0 (PM0)	
	8.2.2	System Clock Control Register 0 (CM0)	91
	8.2.3	System Clock Control Register 1 (CM1)	
	8.2.4	Oscillation Stop Detection Register (CM2)	
	8.2.5	Peripheral Clock Select Register (PCLKR)	
	8.2.6	Sub Clock Division Control Register (SCM0)	
	8.2.7	Peripheral Clock Stop Register (PCLKSTP1)	
	8.2.8	Processor Mode Register 2 (PM2)	
	8.2.9	40 MHz On-Chip Oscillator Control Register 0 (FRA0)	100
	8.3 C	locks Generated by Clock Generators	101
	8.3.1	Main Clock	101
	8.3.2	fOCO40M	
	8.3.3	fOCO-F	
	8.3.4	125 kHz On-Chip Oscillator Clock (fOCO-S)	
	8.3.5	Sub Clock (fC)	103

	8.4	CP	U Clock and Peripheral Function Clocks	. 104
8.4.1		1	CPU Clock and BCLK	. 104
	8.4.2		Peripheral Function Clocks (f1, fOCO40M, fOCO-F, fOCO-S, fC32, fC)	. 104
	8.5	Clo	ck Output Function	. 106
	8.6	Sys	stem Clock Protection Function	. 106
	8.7	Osc	cillator Stop/Restart Detect Function	. 107
	8.7.	1	Operation When CM27 Bit is 0 (Oscillator Stop Detect Reset)	. 107
	8.7.	2	Operation When CM27 Bit is 1 (Oscillator Stop/Restart Detect Interrupt)	108
	8.7.	3	Using the Oscillator Stop/Restart Detect Function	. 109
	8.8	Inte	errupt	. 109
	8.9	Not	es on Clock Generator	. 110
	8.9.	1	Oscillation Circuit Using an Oscillator	. 110
	8.9.	2	Noise Countermeasure	111
	8.9.	3	CPU Clock	. 112
	8.9.	4	Oscillation Stop/Restart Detect Function	. 112
9.	Pov	ver (	Control	113
	9.1	Intr	oduction	. 113
	9.2	Red	gisters	. 113
	9.2.	1	Flash Memory Control Register 0 (FMR0)	. 114
	9.2.	2	Flash Memory Control Register 2 (FMR2)	
	9.3	Clo	ck	
	9.3.	1	Normal Operating Mode	. 116
	9.3.	2	Clock Mode Transition Procedure	. 120
	9.3.	3	Wait Mode	. 122
	9.3.	4	Stop Mode	. 125
	9.4	Pov	wer Control in Flash Memory	. 127
	9.4.	1	Stopping Flash Memory	. 127
	9.4.	2	Reading Flash Memory	. 128
	9.5	Red	ducing Power Consumption	. 130
	9.5.	1	Ports	. 130
	9.5.	2	A/D Converter	. 130
	9.5.	3	D/A Converter	. 130
	9.5.	4	Stopping Peripheral Functions	. 130
	9.5.	5	Switching the Oscillation-Driving Capacity	. 130

9.6 No	tes on Power Control
9.6.1	CPU Clock
9.6.2	Wait Mode131
9.6.3	Stop Mode
9.6.4	Low Current Consumption Read Mode132
10. Proces	sor Mode
10.1 Inti	oduction
10.2 Re	gisters
10.2.1	Processor Mode Register 0 (PM0)134
10.2.2	Processor Mode Register 1 (PM1)135
10.2.3	Program 2 Area Control Register (PRG2C)137
10.3 Op	erations
10.3.1	Processor Mode Settings
11. Bus	
	oduction
	gisters
11.2.1	Chip Select Control Register (CSR)
11.2.2	Chip Select Expansion Control Register (CSE)
11.2.3	External Area Wait Control Expansion Register (EWC)
11.2.4	External Area Recovery Cycle Control Register (EWR)
	erations
•	Common Specifications between the Internal Bus and External Bus 145
11.3.2	Internal Bus
11.3.3	External Bus147
11.3.4	External Bus Mode147
11.3.5	External Bus Control
11.4 No	tes on Bus
11.4.1	Reading Data Flash
11.4.2	External Bus
11.4.3	External Access Immediately after Writing to the SFRs
11.4.4	Wait and RDY
12. Memor	y Space Expansion Function
	oduction

12.2	Re	gisters
12.2	2.1	Data Bank Register (DBR)163
12.3	Ope	erations164
12.3	3.1	1-MB Mode
12.3	3.2	4-MB Mode
13. Pro	grar	nmable I/O Ports173
13.1	Intr	oduction173
13.2	I/O	Ports and Pins
13.3	Re	gisters
13.3	3.1	Pull-Up Control Register 0 (PUR0)
13.3	3.2	Pull-Up Control Register 1 (PUR1)
13.3	3.3	Pull-Up Control Register 2 (PUR2)
13.3	3.4	Port Control Register (PCR)
13.3	3.5	Port Pi Register (Pi) (i = 0 to 10)
13.3	3.6	Port Pi Direction Register (PDi) (i = 0 to 10)190
13.3	3.7	NMI/SD Digital Filter Register (NMIDF)
13.4	Per	ipheral Function I/O192
13.4	4.1	Peripheral Function I/O and Port Direction Bits
13.4	4.2	Priority Level of Peripheral Function I/O192
13.4	4.3	NMI/SD Digital Filter
13.4	4.4	CNVSS Pin
13.5	Una	assigned Pin Handling194
13.6	Not	es on Programmable I/O Ports
13.6	5.1	Influence of the SD Input
13.6	6.2	Influence of SI/O3 and SI/O4 196
13.6	6.3	80-Pin Package
14. Inte	rrup	ots
14.1	Intr	oduction197
14.2	Re	gisters
14.2	2.1	Processor Mode Register 2 (PM2)
14.2	2.2	Interrupt Control Register 1 (TB5IC, TB4IC/U1BCNIC, TB3IC/U0BCNIC, BCNIC, DM0IC to DM3IC, ADIC, S0TIC to S2TIC, S0RIC to S2RIC, TA0IC to TA4IC, TB0IC to TB2IC, U5BCNIC/CEC1IC, S5TIC/CEC2IC, S5RIC to S7RIC, U6BCNIC/RTCTIC, S6TIC/RTCCIC, U7BCNIC/PMC0IC, S7TIC/PMC1IC, IICIC, SCLDAIC)

14.2	2.3	Interrupt Control Register 2 (INT7IC, INT6IC, INT6IC, INT3IC, S4IC/INT5IC, S3IC/INT4IC, KUPIC, INT0IC to INT2IC)	202
14.2	Л	Interrupt Source Select Register 3 (IFSR3A)	
14.2		Interrupt Source Select Register 2 (IFSR2A)	
14.2	-	Interrupt Source Select Register (IFSR)	
14.2		Address Match Interrupt Enable Register (AIER)	
14.2		Address Match Interrupt Enable Register 2 (AIER2)	
14.2		Address Match Interrupt Register i (RMADi) (i = 0 to 3)	
14.2			
14.2		Port Control Register (PCR)	
14.3		es of Interrupt	
14.4		tware Interrupts	
14.4		Undefined Instruction Interrupt	
14.4		Overflow Interrupt	
14.4		BRK Interrupt	
14.4		INT Instruction Interrupt	
14.5		dware Interrupts	
14.5		Special Interrupts	
14.5		Peripheral Function Interrupts	
14.6		rrupts and Interrupt Vectors	
14.6		Fixed Vector Tables	
14.6	6.2	Relocatable Vector Tables	. 214
14.7	Inte	rrupt Control	. 216
14.7	<b>'</b> .1	Maskable Interrupt Control	. 216
14.7	7.2	Interrupt Sequence	. 217
14.7	7.3	Interrupt Response Time	. 218
14.7	7.4	Variation of IPL When Interrupt Request is Accepted	. 218
14.7	<b>7</b> .5	Saving Registers	. 219
14.7	<b>7</b> .6	Returning from an Interrupt Routine	. 220
14.7	7.7	Interrupt Priority	. 220
14.7	7.8	Interrupt Priority Level Select Circuit	. 220
14.7	7.9	Multiple Interrupts	. 222
14.8	INT	Interrupt	. 222
14.9	NM	Ī Interrupt	. 223
14.10	Key	nput Interrupt	. 223

14.11 Ado	dress Match Interrupt	225
14.12 No	n-Maskable Interrupt Source Discrimination	226
14.13 Not	tes on Interrupts	227
14.13.1	Reading Address 00000h	227
14.13.2	SP Setting	227
14.13.3	NMI Interrupt	227
14.13.4	Changing an Interrupt Source	228
14.13.5	Rewriting the Interrupt Control Register	229
14.13.6	Instruction to Rewrite the Interrupt Control Register	229
14.13.7	INT Interrupt	
15. Watchd	log Timer	
15.1 Intr	oduction	
15.2 Re	gisters	
15.2.1	Voltage Monitor 2 Control Register (VW2C)	
15.2.2	Count Source Protection Mode Register (CSPR)	233
15.2.3	Watchdog Timer Refresh Register (WDTR)	234
15.2.4	Watchdog Timer Start Register (WDTS)	234
15.2.5	Watchdog Timer Control Register (WDC)	235
15.3 Op	tional Function Select Area	
15.3.1	Optional Function Select Address 1 (OFS1)	
15.4 Op	erations	
15.4.1	Count Source Protection Mode Disabled	237
15.4.2	Count Source Protection Mode Enabled	
15.5 Inte	errupts	239
15.6 Not	tes on Watchdog Timer	
16. DMAC.		
16.1 Intr	oduction	241
16.2 Re	gisters	
16.2.1	DMAi Source Pointer (SARi) (i = 0 to 3)	
16.2.2	DMAi Destination Pointer (DARi) (i = 0 to 3)	
16.2.3	DMAi Transfer Counter (TCRi) (i = 0 to 3)	245
16.2.4	DMAi Control Register (DMiCON) (i = 0 to 3)	246
16.2.5	DMAi Source Select Register (DMiSL) (i = 0 to 3)	247
16.3 Op	erations	250

16.3.1	DMA Enabled
16.3.2	DMA Request
16.3.3	Transfer Cycles
16.3.4	DMAC Transfer Cycles
16.3.5	Single Transfer Mode254
16.3.6	Repeat Transfer Mode
16.3.7	Channel Priority and DMA Transfer Timing256
16.4 Inte	errupts
16.5 Not	es on DMAC
16.5.1	Write to the DMAE Bit in the DMiCON Register (i = 0 to 3)258
16.5.2	Changing the DMA Request Source
17 Timer A	
	oduction
	259 gisters
17.2 17.2	Peripheral Clock Select Register (PCLKR)
17.2.1	Clock Prescaler Reset Flag (CPSRF)
17.2.2	Peripheral Clock Stop Register (PCLKSTP1)
17.2.3	Timer AB Division Control Register 0 (TCKDIVC0)
17.2.4	Timer A Count Source Select Register i (TACSi) (i = 0 to 2)
17.2.6	16-Bit Pulse Width Modulation Mode Function Select Register
17.2.0	(PWMFS)
17.2.7	Timer A Waveform Output Function Select Register (TAPOFS)
17.2.8	Timer A Output Waveform Change Enable Register (TAOW)
17.2.9	Timer Ai Register (TAi) (i = 0 to 4)
17.2.10	Timer Ai-1 Register (TAi1) (i = 1, 2, 4)
17.2.11	Count Start Flag (TABSR)
17.2.12	One-Shot Start Flag (ONSF)
17.2.13	Trigger Select Register (TRGSR)275
17.2.14	Up/Down Flag (UDF)
17.2.15	Timer Ai Mode Register (TAiMR) (i = 0 to 4)
17.3 Op	erations278
17.3.1	Common Operations
17.3.2	Timer Mode
17.3.3	Event Counter Mode (When Not Processing Two-Phase Pulse Signal) . 284
17.3.4	Event Counter Mode (When Processing Two-Phase Pulse Signal) 288

	17.3	3.5	One-Shot Timer Mode	. 293
	17.3	3.6	Pulse Width Modulation (PWM) Mode	. 297
	17.3	3.7	Programmable Output Mode (Timers A1, A2, and A4)	. 302
17	.4	Inte	rrupts	. 306
17	.5	Not	es on Timer A	. 307
	17.5	5.1	Common Notes on Multiple Modes	. 307
	17.5	5.2	Timer A (Timer Mode)	. 307
	17.5	5.3	Timer A (Event Counter Mode)	. 307
	17.5	5.4	Timer A (One-Shot Timer Mode)	. 308
	17.5	5.5	Timer A (Pulse Width Modulation Mode)	. 309
	17.5	5.6	Timer A (Programmable Output Mode)	. 310
18	Tim	er B		311
18	.1	Intro	oduction	. 311
18	.2	Reg	gisters	. 314
	18.2	2.1	Peripheral Clock Select Register (PCLKR)	. 315
	18.2	2.2	Clock Prescaler Reset Flag (CPSRF)	. 315
	18.2	2.3	Peripheral Clock Stop Register (PCLKSTP1)	. 316
	18.2	2.4	Timer Bi Register (TBi) (i = 0 to 5)	. 317
	18.2	2.5	Timer Bi-1 Register (TBi1) (i = 0 to 5)	. 318
	18.2	2.6	Pulse Period/Pulse Width Measurement Mode Function Select Register (PPWFSi) (i = 1, 2)	
	18.2	2.7	Timer B Count Source Select Register i (TBCSi) (i = 0 to 3)	. 320
	18.2	2.8	Timer AB Division Control Register 0 (TCKDIVC0)	. 321
	18.2	2.9	Count Start Flag (TABSR) Timer B3/B4/B5 Count Start Flag (TBSR)	. 322
	18.2	2.10	Timer Bi Mode Register (TBiMR) (i = 0 to 5)	. 323
18	.3	Оре	erations	. 324
	18.3	3.1	Common Operations	. 324
	18.3	3.2	Timer Mode	. 326
	18.3	3.3	Event Counter Mode	. 328
	18.3	3.4	Pulse Period/Pulse Width Measurement Modes	. 331
18	.4	Inte	rrupts	. 336
18	.5	Not	es on Timer B	. 337
	18.5	5.1	Common Notes on Multiple Modes	. 337
	18.5	5.2	Timer B (Timer Mode)	. 337

	18.5	5.3	Timer B (Event Counter Mode)	
	18.5	5.4	Timer B (Pulse Period/Pulse Width Measurement Modes)	
19.	Thr	ee-F	Phase Motor Control Timer Function	339
1	9.1	Intr	oduction	339
1	9.2	Reg	gisters	
	19.2	2.1	Timer B2 Register (TB2)	
	19.2	2.2	Timer Ai, Ai-1 Register (TAi, TAi1) (i = 1, 2, 4)	
	19.2	2.3	Three-Phase PWM Control Register 0 (INVC0)	
	19.2	2.4	Three-Phase PWM Control Register 1 (INVC1)	
	19.2	2.5	Three-Phase Output Buffer Register i (IDBi) (i = 0, 1)	
	19.2	2.6	Dead Time Timer (DTT)	
	19.2	2.7	Timer B2 Interrupt Generation Frequency Set Counter (ICTB2)	350
	19.2	2.8	Timer B2 Special Mode Register (TB2SC)	
	19.2	2.9	Position-Data-Retain Function Control Register (PDRF)	
	19.2	2.10	Port Function Control Register (PFCR)	
	19.2	2.11	Three-Phase Protect Control Register (TPRC)	
1	9.3	Ope	erations	
	19.3	3.1	Common Operations in Multiple Modes	
	19.3	3.2	Triangular Wave Modulation Three-Phase Mode 0	
	19.3	3.3	Triangular Wave Modulation Three-Phase Mode 1	
	19.3	3.4	Sawtooth Wave Modulation Mode	
1	9.4	Inte	errupts	
	19.4	4.1	Timer B2 Interrupt	
	19.4	4.2	Timers A1, A2, and A4 Interrupts	
1	9.5	Not	es on Three-Phase Motor Control Timer Function	
	19.5	5.1	Timer A and Timer B	
	19.5	5.2	Forced Cutoff Input	
20.	Rea	al-Tii	me Clock	379
2	0.1	Intr	oduction	
2	0.2	Reg	gisters	
	20.2	2.1	Peripheral Clock Stop Register (PCLKSTP1)	
	20.2	2.2	Second Data Register (TRHSEC)	
	20.2	2.3	Minute Data Register (TRHMIN)	
	20.2	2.4	Hour Data Register (TRHHR)	

20.2.5	Day-of-the-Week Data Register (TRHWK)	
20.2.6	Date Data Register (TRHDY)	
20.2.7	Month Data Register (TRHMON)	
20.2.8	Year Data Register (TRHYR)	
20.2.9	Timer RH Control Register (TRHCR)	
20.2.10	Timer RH Count Source Select Register (TRHCSR)	
20.2.11	Clock Error Correction Register (TRHADJ)	
20.2.12	2 Timer RH Interrupt Flag Register (TRHIFR)	
20.2.13	3 Timer RH Interrupt Enable Register (TRHIER)	
20.2.14	Alarm Minute Register (TRHAMN)	
20.2.15	6 Alarm Hour Register (TRHAHR)	
20.2.16	Alarm Day-of-the-Week Register (TRHAWK)	
20.2.17	Timer RH Protect Register (TRHPRC)	
20.3 Op	perations	
20.3.1	Basic Operation	
20.3.2	Alarm Function	
20.3.3	Second Adjustment Function	
20.3.4	Clock Error Correction Function	405
20.3.5	Clock Output	
20.4 Int	errupts	
20.5 No	otes on Real-Time Clock	
20.5.1	Register Setting (Time Data, etc.)	
20.5.2	Register Setting (Alarm Data)	
20.5.3	Time Reading Procedure of Real-Time Clock Mode	
21. Pulse	Width Modulator	410
21.1 Int	roduction	
21.2 Re	egisters	411
21.2.1	Peripheral Clock Stop Register (PCLKSTP1)	
21.2.2	PWM Control Register 0 (PWMCON0)	
21.2.3	PWMi Prescaler (PWMPREi) (i = 0, 1)	
21.2.4	PWMi Register (PWMREGi) (i = 0, 1)	
21.2.5	PWM Control Register 1 (PWMCON1)	
21.3 Op	perations	
21.3.1	Setting Procedure	

21.3	.2	Operation Example	. 416
22. Rem	note	Control Signal Receiver	418
22.1	Intro	oduction	. 418
22.2	Reg	gisters	. 421
22.2	.1	Peripheral Clock Stop Register (PCLKSTP1)	. 423
22.2	.2	PMCi Function Select Register 0 (PMCiCON0) (i = 0, 1)	. 424
22.2	.3	PMCi Function Select Register 1 (PMCiCON1) (i = 0, 1)	. 426
22.2	.4	PMCi Function Select Register 2 (PMCiCON2) (i = 0, 1)	. 428
22.2	.5	PMCi Function Select Register 3 (PMCiCON3) (i = 0, 1)	. 430
22.2	.6	PMCi Status Register (PMCiSTS) (i = 0, 1)	. 431
22.2	.7	PMCi Interrupt Source Register (PMCiINT) (i = 0, 1)	. 434
22.2	.8	PMCi Header Pattern Set Register (MIN) (PMCiHDPMIN) (i = 0, 1) PMCi Header Pattern Set Register (MAX) (PMCiHDPMAX) (i = 0, 1)	. 435
22.2.	.9	PMCi Data 0 Pattern Set Register (MIN) (PMCiD0PMIN) (i = 0, 1) PMCi Data 0 Pattern Set Register (MAX) (PMCiD0PMAX) (i = 0, 1) PMCi Data 1 Pattern Set Register (MIN) (PMCiD1PMIN) (i = 0, 1) PMCi Data 1 Pattern Set Register (MAX) (PMCiD1PMAX) (i = 0, 1)	. 436
22.2	.10	PMCi Measurements Register (PMCiTIM) (i = 0, 1)	. 437
22.2	.11	PMCi Counter Value Register (PMCiBC) (i = 0, 1)	. 437
22.2	.12	PMC0 Receive Bit Count Register (PMC0RBIT)	. 437
22.2	.13	PMC0 Receive Data Store Register i (PMC0DATi) (i = 0 to 5)	. 438
22.2	.14	PMC0 Compare Control Register (PMC0CPC)	. 439
22.2	.15	PMC0 Compare Data Register (PMC0CPD)	. 440
22.3	Ope	erations	. 441
22.3	.1	Common Operations in Multiple Modes	. 441
22.3	.2	Pattern Match Mode (PMC0 and PMC1 Operate Individually)	. 443
22.3	.3	Pattern Match Mode (Combined Operation of PMC0 and PMC1)	. 449
22.3	.4	Input Capture Mode (Operating PMC0 and PMC1 Individually)	. 454
22.3	.5	Input Capture Mode (Simultaneous Count Operation of PMC0 and PMC1)	. 458
22.4	Inte	rrupts	. 461
22.5	Not	es on Remote Control Signal Receiver	. 464
22.5	.1	Starting/Stopping PMCi	. 464
22.5	.2	Reading the Register	. 464

23. Se	rial Ir	nterface UARTi (i = 0 to 2, 5 to 7) 465
23.1	Intr	oduction
23.2	Reg	gisters
23.	.2.1	UART Clock Select Register (UCLKSEL0) 472
23.	.2.2	Peripheral Clock Select Register (PCLKR)
23.	.2.3	Peripheral Clock Stop Register (PCLKSTP1)
23.	.2.4	UARTi Transmit Buffer Register (UiTB) (i = 0 to 2, 5 to 7)
23.	.2.5	UARTi Receive Buffer Register (UiRB) (i = 0 to 2, 5 to 7)
23.	.2.6	UARTi Bit Rate Register (UiBRG) (i = 0 to 2, 5 to 7)
23.	.2.7	UARTi Transmit/Receive Mode Register (UiMR) (i = 0 to 2, 5 to 7) 477
23.	.2.8	UARTi Transmit/Receive Control Register 0 (UiC0) (i = 0 to 2, 5 to 7) 478
23.	.2.9	UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 to 2, 5 to 7) 480
23.	.2.10	UART Transmit/Receive Control Register 2 (UCON)
23.	.2.11	UARTi Special Mode Register (UiSMR) (i = 0 to 2, 5 to 7)
23.	.2.12	UARTi Special Mode Register 2 (UiSMR2) (i = 0 to 2, 5 to 7)
23.	.2.13	UARTi Special Mode Register 3 (UiSMR3) (i = 0 to 2, 5 to 7)
23.	.2.14	UARTi Special Mode Register 4 (UiSMR4) (i = 0 to 2, 5 to 7)
23.3	Ope	erations
23.	.3.1	Clock Synchronous Serial I/O Mode
23.	.3.2	Clock Asynchronous Serial I/O (UART) Mode
23.	.3.3	Special Mode 1 (I <sup>2</sup> C Mode)
23.	.3.4	Special Mode 2
23.	.3.5	Special Mode 3 (IE Mode)522
23.	.3.6	Special Mode 4 (SIM Mode) (UART2)524
23.4	Inte	errupts
23.	.4.1	Interrupt Related Registers529
23.	.4.2	Reception Interrupt530
23.5	Not	es on Serial Interface UARTi (i = 0 to 2, 5 to 7)
23.	.5.1	Common Notes on Multiple Modes531
23.	.5.2	Clock Synchronous Serial I/O Mode531
23.	.5.3	UART (Clock Asynchronous Serial I/O) Mode
23.	.5.4	Special Mode 1 (I <sup>2</sup> C Mode)
23.	.5.5	Special Mode 4 (SIM Mode)533

24	. S	eria	II Interface SI/O3 and SI/O4	534
	24.1		ntroduction	534
	24.2	2 F	Registers	536
	2	4.2.	1 Peripheral Clock Select Register (PCLKR)	537
	2	4.2.2	2 Peripheral Clock Stop Register (PCLKSTP1)	538
	2	4.2.3	3 SI/Oi Transmit/Receive Register (SiTRR) (i = 3, 4)	538
	2	4.2.4	4 SI/Oi Control Register (SiC) (i = 3, 4)	539
	2	4.2.	5 SI/Oi Bit Rate Register (SiBRG) (i = 3, 4)	540
	2	4.2.0	6 SI/O3, 4 Control Register 2 (S34C2)	
	24.3	3 (	Operations	541
	2	4.3.	1 Basic Operations	541
	2	4.3.2	2 CLK Polarity Selection	541
	2	4.3.3	3 LSB First or MSB First Selection	542
	2	4.3.4	4 Internal Clock	543
	2	4.3.	5 Function for Selecting SOUTi State after Transmission	544
	2	4.3.0	6 External Clock	545
	2	4.3.	7 SOUTi Pin	545
	2	4.3.8	8 Function for Setting SOUTi Initial Value	546
	24.4	1 1	nterrupt	547
	24.5	5 1	Notes on Serial Interface SI/O3 and SI/O4	548
	2	4.5.	1 SOUTi Pin Level When SOUTi Output Is Disabled	548
	2	4.5.2	2 External Clock Control	548
	2	4.5.3	3 Register Access	548
	2	4.5.4	4 Register Access When Using the External Clock	
	2	4.5.	5 SITRR Register Access	548
	2	4.5.0	6 Pin Function Switch When Using the Internal Clock	548
	2	4.5.	7 Operation after Reset When Selecting the External Clock	
25	. M	lulti	-Master I <sup>2</sup> C-bus Interface	
	25.1		ntroduction	
	25.2		Registers Descriptions	
		5.2.		
		5.2.2		
		5.2.3		
		5.2.4		

	25.2	2.5	I2C0 Control Register 0 (S1D0)	557
	25.2	.6	I2C0 Clock Control Register (S20)	560
	25.2	2.7	I2C0 Start/Stop Condition Control Register (S2D0)	563
	25.2	.8	I2C0 Control Register 1 (S3D0)	564
	25.2	.9	I2C0 Control Register 2 (S4D0)	568
	25.2	.10	I2C0 Status Register 0 (S10)	570
	25.2	.11	I2C0 Status Register 1 (S11)	575
25	5.3	Оре	erations	576
	25.3	5.1	Clock	576
	25.3	.2	Generating a Start Condition	579
	25.3	5.3	Generating a Stop Condition	581
	25.3	5.4	Generating a Restart Condition	582
	25.3	5.5	Start Condition Overlap Protect	583
	25.3	6.6	Arbitration Lost	585
	25.3	5.7	Detecting Start/Stop Conditions	587
	25.3	8.8	Operation after Transmitting/Receiving a Slave Address or Data	589
	25.3	9.9	Timeout Detection	590
	25.3	5.10	Data Transmit/Receive Examples	591
25	5.4	Inte	errupts	596
25	5.5	Not	es on Multi-Master I <sup>2</sup> C-bus Interface	599
	25.5	5.1	Limitation on CPU Clock	599
	25.5	.2	Register Access	599
26	Con	cum	ner Electronics Control (CEC) Function	600
	6.1		oduction	
	5.2		gisters	
20	,. <u>2</u> 26.2		CEC Function Control Register 1 (CECC1)	
	26.2		CEC Function Control Register 2 (CECC2)	
	26.2		CEC Function Control Register 3 (CECC2)	
	26.2		CEC Function Control Register 4 (CECC4)	
	26.2		CEC Flag Register (CECFLG)	
	26.2		CEC Interrupt Source Select Register (CISEL)	
	26.2		CEC Transmit Buffer Register 1 (CCTB1)	
	26.2		CEC Transmit Buffer Register 2 (CCTB2)	
	26.2		CEC Receive Buffer Register 1 (CCRB1)	
	20.2			013

26.2.1	0 CEC Receive Buffer Register 2 (CCRB2)	613
26.2.1	1 CEC Receive Follower Address Set Register 1 (CRADRI1), CEC Receive Follower Address Set Register 2 (CRADRI2)	614
26.2.1	2 Port Control Register (PCR)	615
26.3 C	perations	616
26.3.1	Standard Value and I/O Timing	616
26.3.2	Count Source	616
26.3.3	CEC Input/Output	616
26.3.4	Digital Filter	617
26.3.5	Reception	618
26.3.6	Transmission	624
26.4 Ir	terrupts	629
26.5 N	otes on CEC	631
26.5.1	Registers and Bit Operation	631
27. A/D C	onverter	
27.1 lr	troduction	
27.2 R	egisters	
27.2.1	Peripheral Clock Stop Register (PCLKSTP1)	635
27.2.2		
27.2.3	Open-Circuit Detection Assist Function Register (AINRST)	
27.2.4	AD Register i (ADi) (i = 0 to 7)	
27.2.5	A/D Control Register 2 (ADCON2)	639
27.2.6	A/D Control Register 0 (ADCON0)	640
27.2.7	A/D Control Register 1 (ADCON1)	
27.3 O	perations	643
27.3.1	A/D Conversion Cycle	643
27.3.2	A/D Conversion Start Conditions	645
27.3.3	A/D Conversion Result	
27.3.4	Extended Analog Input Pins	646
27.3.5	Current Consumption Reduce Function	
27.3.6	Open-Circuit Detection Assist Function	
27.3.7	Voltage Multiplying Function	649
27.4 O	perational Modes	650
27.4.1	One-Shot Mode	650
27.4.2	Repeat Mode	652

	27.4	4.3	Single Sweep Mode	654
	27.4	4.4	Repeat Sweep Mode 0	656
	27.4	4.5	Repeat Sweep Mode 1	658
	27.5	Ext	ernal Sensor	661
	27.6	Inte	errupt	662
	27.7	Not	tes on A/D Converter	663
	27.7	7.1	Analog Input Pin	663
	27.7	7.2	Pin Configuration	663
	27.7	7.3	Register Access	663
	27.7	7.4	A/D Conversion Start	663
	27.7	7.5	A/D Operation Mode Change	663
	27.7	7.6	State When Forcibly Terminated	664
	27.7	7.7	A/D Open-Circuit Detection Assist Function	664
	27.7	7.8	Detecting Completion of A/D Conversion	664
	27.7	7.9	φAD	664
28	3. D/A	Co	nverter6	365
	28.1	Intr	oduction	665
	28.2	Reg	gisters	666
	28.2	2.1	D/Ai Register (DAi) (i = 0, 1)	666
	28.2	2.2	D/A Control Register (DACON)	666
	28.3	Ope	erations	667
	28.4	Not	tes on D/A Converter	668
	28.4	4.1	When Not Using the D/A Converter	668
29	). CR	C Ca	alculator6	369
	29.1	Intr	oduction	669
	29.2	Reg	gisters	670
	29.2	2.1	CRC Data Register (CRCD)	670
	29.2	2.2	CRC Input Register (CRCIN)	
	29.2	2.3	CRC Mode Register (CRCMR)	
	29.2	2.4	SFR Snoop Address Register (CRCSAR)	
	29.3	Ope	erations	
	29.3	3.1	Basic Operation	672
	29.3	3.2	CRC Snoop	

30. I	Flash	h Memory	675
30	.1 I	Introduction	675
30	.2 1	Memory Map	677
30	.3 F	Registers	679
	30.3.	.1 Flash Memory Control Register 0 (FMR0)	679
	30.3.2	.2 Flash Memory Control Register 1 (FMR1)	682
	30.3.	.3 Flash Memory Control Register 2 (FMR2)	683
	30.3.4	.4 Flash Memory Control Register 3 (FMR3)	684
	30.3.	.5 Flash Memory Control Register 6 (FMR6)	685
30	.4 (	Optional Function Select Area	686
	30.4.	.1 Optional Function Select Address 1 (OFS1)	686
30	.5 F	Flash Memory Rewrite Disable Function	687
30	.6 E	Boot Mode	687
30	.7 l	User Boot Function	688
30	.8 (	CPU Rewrite Mode	690
	30.8.	.1 Operating Speed	691
	30.8.2	.2 Data Protect Function	691
	30.8.3	.3 Suspend Function	
	30.8.4	.4 Software Command	693
	30.8.	.5 Status Register	700
	30.8.	.6 EW0 Mode	703
	30.8.	.7 EW1 Mode	708
30	.9 3	Standard Serial I/O Mode	713
	30.9.	.1 ID Code Check Function	714
	30.9.2	.2 Forced Erase Function	715
	30.9.3	.3 Standard Serial I/O Mode Disable Function	715
	30.9.4	.4 Standard Serial I/O Mode 1	716
	30.9.	.5 Standard Serial I/O Mode 2	718
30	.10 F	Parallel I/O Mode	719
	30.10	0.1 ROM Code Protect Function	719
30	.11 1	Notes on Flash Memory	720
	30.11	1.1 Functions to Prevent Flash Memory from Being Rewritten	720
	30.11	1.2 Reading Data Flash	720
	30.11	1.3 CPU Rewrite Mode	720
	30.11	1.4 User Boot Mode	722

31. Electric	al Characteristics
31.1 Ele	ectrical Characteristics (Common to 1.8 V, 3 V, and 5 V)
31.1.1	Absolute Maximum Rating723
31.1.2	Recommended Operating Conditions724
31.1.3	A/D Conversion Characteristics729
31.1.4	D/A Conversion Characteristics731
31.1.5	Flash Memory Electrical Characteristics732
31.1.6	Voltage Detector and Power Supply Circuit Electrical Characteristics 734
31.1.7	Oscillation Circuit Electrical Characteristics738
31.2 Ele	ectrical Characteristics ( $V_{CC1} = V_{CC2} = 5 V$ )
31.2.1	Electrical Characteristics739
31.2.2	Timing Requirements (Peripheral Functions and Others)742
31.2.3	Timing Requirements (Memory Expansion Mode and Microprocessor Mode)
31.2.4	Switching Characteristics (Memory Expansion Mode and Microprocessor Mode)
31.3 Ele	ectrical Characteristics ( $V_{CC1} = V_{CC2} = 3 V$ )
31.3.1	Electrical Characteristics760
31.3.2	Timing Requirements (Peripheral Functions and Others)763
31.3.3	Timing Requirements (Memory Expansion Mode and Microprocessor Mode)
31.3.4	Switching Characteristics (Memory Expansion Mode and Microprocessor Mode)
31.4 Ele	ectrical Characteristics ( $V_{CC1} = V_{CC2} = 1.8 \text{ V}$ )
31.4.1	Electrical Characteristics
31.4.2	Timing Requirements (Peripheral Functions and Others)
32. Usage	Notes789
32.1 OF	S1 Address and ID Code Storage Address
32.2 No	tes on Noise
32.3 No	tes on SFRs
32.3.1	Register Settings
32.4 No	tes on Protection792
32.5 No	tes on Resets
32.5.1	Power Supply Rising Gradient
32.5.2	Power-On Reset

32.5.3	OSDR Bit (Oscillation Stop Detect Reset Detection Flag)	793
32.6 No	otes on Clock Generator	794
32.6.1	Oscillation Circuit Using an Oscillator	794
32.6.2	Noise Countermeasure	795
32.6.3	CPU Clock	. 796
32.6.4	Oscillation Stop/Restart Detect Function	796
32.7 No	otes on Power Control	797
32.7.1	CPU Clock	797
32.7.2	Wait Mode	797
32.7.3	Stop Mode	798
32.7.4	Low Current Consumption Read Mode	. 798
32.8 No	otes on Processor Mode	799
32.9 Not	tes on Bus	800
32.9.1	Reading Data Flash	800
32.9.2	External Bus	800
32.9.3	External Access Immediately after Writing to the SFRs	800
32.9.4	Wait and RDY	. 800
32.10 Not	tes on Memory Space Expansion Function	801
32.11 Not	tes on Programmable I/O Ports	. 802
32.11.1	Influence of the $\overline{\text{SD}}$ Input	. 802
32.11.2	Influence of SI/O3 and SI/O4	. 802
32.11.3	80-Pin Package	. 802
32.12 Not	tes on Interrupts	. 803
32.12.1	Reading Address 00000h	. 803
32.12.2	SP Setting	. 803
32.12.3	NMI Interrupt	. 803
32.12.4	Changing an Interrupt Source	804
32.12.5	Rewriting the Interrupt Control Register	805
32.12.6	Instruction to Rewrite the Interrupt Control Register	. 805
32.12.7	INT Interrupt	. 806
32.13 Not	tes on Watchdog Timer	. 807
32.14 Not	tes on DMAC	. 808
32.14.1	Write to the DMAE Bit in the DMiCON Register (i = 0 to 3)	. 808
32.14.2	Changing the DMA Request Source	. 808
32.15 Not	tes on Timer A	. 809

32.15.1	Common Notes on Multiple Modes	809
32.15.2	Timer A (Timer Mode)	809
32.15.3	Timer A (Event Counter Mode)	809
32.15.4	Timer A (One-Shot Timer Mode)	810
32.15.5	Timer A (Pulse Width Modulation Mode)	811
32.15.6	Timer A (Programmable Output Mode)	812
32.16 Not	tes on Timer B	813
32.16.1	Common Notes on Multiple Modes	813
32.16.2	Timer B (Timer Mode)	813
32.16.3	Timer B (Event Counter Mode)	813
32.16.4	Timer B (Pulse Period/Pulse Width Measurement Modes)	814
32.17 Not	tes on Three-Phase Motor Control Timer Function	815
32.17.1	Timer A and Timer B	815
32.17.2	Forced Cutoff Input	815
32.18 Not	es on Real-Time Clock	816
32.18.1	Register Setting (Time Data, etc.)	816
32.18.2	Register Setting (Alarm Data)	816
32.18.3	Time Reading Procedure of Real-Time Clock Mode	817
32.19 Not	tes on Pulse Width Modulator	818
32.20 Not	tes on Remote Control Signal Receiver	819
32.20.1	Starting/Stopping PMCi	819
32.20.2	Reading the Register	819
32.21 Not	tes on Serial Interface UARTi (i = 0 to 2, 5 to 7)	820
32.21.1	Common Notes on Multiple Modes	820
32.21.2	Clock Synchronous Serial I/O Mode	820
32.21.3	UART (Clock Asynchronous Serial I/O) Mode	822
32.21.4	Special Mode 1 (I <sup>2</sup> C Mode)	822
32.21.5	Special Mode 4 (SIM Mode)	822
32.22 No	tes on SI/O3 and SI/O4	823
32.22.1	SOUTi Pin Level When SOUTi Output Is Disabled	823
32.22.2	External Clock Control	823
32.22.3	Register Access	823
32.22.4	Register Access When Using the External Clock	823
32.22.5	SiTRR Register Access	823
32.22.6	Pin Function Switch When Using the Internal Clock	823

32.22.7	Operation after Reset When Selecting the External Clock
32.23 Not	es on Multi-Master I <sup>2</sup> C-bus Interface
32.23.1	Limitation on CPU Clock
32.23.2	Register Access
32.24 Not	es on CEC
32.24.1	Registers and Bit Operation
32.25 Not	es on A/D Converter
32.25.1	Analog Input Pin
32.25.2	Pin Configuration
32.25.3	Register Access
32.25.4	A/D Conversion Start
32.25.5	A/D Operation Mode Change
32.25.6	State When Forcibly Terminated
32.25.7	A/D Open-Circuit Detection Assist Function
32.25.8	Detecting Completion of A/D Conversion
32.25.9	φAD
32.26 Not	es on D/A Converter
32.26.1	When Not Using the D/A Converter
32.27 No	tes on Flash Memory
32.27.1	Functions to Prevent Flash Memory from Being Rewritten
32.27.2	Reading Data Flash829
32.27.3	CPU Rewrite Mode
32.27.4	User Boot Mode
Appendix 1.	Package Dimensions 832
INDEX	

## SFR Quick Reference

Address	Register	Symbol	Page	Address	Register	Symbol	Page
0000h		0,		0043h	INT6 Interrupt Control Register	INT6IC	202
0001h			———————————————————————————————————————	0044h	INT3 Interrupt Control Register	INT3IC	202
0002h				0045h	Timer B5 Interrupt Control Register	TB5IC	202
0003h				0046h	Timer B4 Interrupt Control Register	TB4IC	201
0004h	Processor Mode Register 0	PM0	51		UART1 Bus Collision Detection Interrupt Control Register	U1BCNIC	
0005h	Processor Mode Register 1	PM1	135	0047h	Timer B3 Interrupt Control Register	TB3IC	201
0006h	System Clock Control Register 0	CM0	91		UART0 Bus Collision Detection Interrupt Control Register	U0BCNIC	
0007h	System Clock Control Register 1	CM1	93	0048h	SI/O4 Interrupt Control Register	S4IC	202
0008h	Chip Select Control Register	CSR	141		INT5 Interrupt Control Register	INT5IC	
0009h	External Area Recovery Cycle Control	EWR	144	0049h	SI/O3 Interrupt Control Register	S3IC INT4IC	202
000Ah	Register Protect Register	PRCR	46	004Ah	UART2 Bus Collision Detection Interrupt	BCNIC	201
000An 000Bh	Data Bank Register	DBR	163	00451	Control Register	DMOIO	001
000Bh	Oscillation Stop Detection Register	CM2	95	004Bh	DMA0 Interrupt Control Register	DM0IC DM1IC	201 201
000Dh		52		004Ch 004Dh	DMA1 Interrupt Control Register	KUPIC	201
000Eh				004Dh 004Eh	Key Input Interrupt Control Register A/D Conversion Interrupt Control Register	ADIC	202
000Fh				004En	UART2 Transmit Interrupt Control Register	S2TIC	202
0010h	Program 2 Area Control Register	PRG2C	137	004FN 0050h	UART2 Receive Interrupt Control Register	S2RIC	201
0011h	External Area Wait Control Expansion	EWC	143	0051h	UART0 Transmit Interrupt Control Register	SOTIC	201
	Register			0052h	UARTO Receive Interrupt Control Register	SORIC	201
0012h	Peripheral Clock Select Register	PCLKR	97	0053h	UART1 Transmit Interrupt Control Register	S1TIC	201
0013h	Sub Clock Division Control Register	SCM0	97	0054h	UART1 Receive Interrupt Control Register	S1RIC	201
0014h	Cleak Presseler Deset 51-7	00005	2014	0055h	Timer A0 Interrupt Control Register	TAOIC	201
0015h	Clock Prescaler Reset Flag	CPSRF PCLKSTP1	264	0056h	Timer A1 Interrupt Control Register	TA1IC	201
0016h	Peripheral Clock Stop Register	PULKSTP1	98	0057h	Timer A2 Interrupt Control Register	TA2IC	201
0017h 0018h	Reset Source Determine Register	RSTFR	52	0058h	Timer A3 Interrupt Control Register	TA3IC	201
0018h 0019h	Voltage Detector 2 Flag Register	VCR1	52 67	0059h	Timer A4 Interrupt Control Register	TA4IC	201
0019h	Voltage Detector Operation Enable Register	VCR1 VCR2	68	005Ah	Timer B0 Interrupt Control Register	TB0IC	201
001An 001Bh	Chip Select Expansion Control Register	CSE	142	005Bh	Timer B1 Interrupt Control Register	TB1IC	201
001Dh	Onip Gelect Expansion Control Register	OOL	172	005Ch	Timer B2 Interrupt Control Register	TB2IC	201
001Ch				005Dh	INT0 Interrupt Control Register	INTOIC	202
001Eh	Processor Mode Register 2	PM2	99	005Eh	INT1 Interrupt Control Register	INT1IC	202
001Eh		. 1914	55	005Fh	INT2 Interrupt Control Register	INT2IC	202
0020h				0060h			
0021h				0061h			
0022h	40 MHz On-Chip Oscillator Control Register 0	FRA0	100	0062h			
0023h				0063h			
0024h				0064h			
0025h				0065h			
0026h	Voltage Monitor Function Select Register	VWCE	69	0066h			
0027h				0067h			
0028h	Voltage Detector 1 Level Select Register	VD1LS	70	0068h			
0029h				0069h	DMA2 Interrupt Control Register	DM2IC	201
002Ah	Voltage Monitor 0 Control Register	VW0C	71	006Ah 006Bh	DMA3 Interrupt Control Register	DM3IC	201
002Bh	Voltage Monitor 1 Control Register	VW1C	72	UUOBh	UART5 Bus Collision Detection Interrupt Control Register	U5BCNIC CEC1IC	201
002Ch	Voltage Monitor 2 Control Register	VW2C	74		CEC1 Interrupt Control Register		
002Dh				006Ch	UART5 Transmit Interrupt Control Register CEC2 Interrupt Control Register	S5TIC CEC2IC	201
002Eh				006Dh	UART5 Receive Interrupt Control Register	S5RIC	201
002Fh				006Eh	UART6 Bus Collision Detection Interrupt	U6BCNIC	201
0030h					Control Register Real-Time Clock Periodic Interrupt Control	RTCTIC	
0031h					Register		
0032h				006Fh	UART6 Transmit Interrupt Control Register	S6TIC	201
0033h					Real-Time Clock Alarm Interrupt Control Register	RTCCIC	
0034h				0070h	UART6 Receive Interrupt Control Register	S6RIC	201
0035h				0071h	UART7 Bus Collision Detection Interrupt	U7BCNIC	201
0036h					Control Register Remote Control Signal Receiver 0 Interrupt	PMC0IC	
0037h					Control Register		
0038h				0072h	UART7 Transmit Interrupt Control Register	S7TIC	201
0039h					Remote Control Signal Receiver 1 Interrupt Control Register	PMC1IC	
003Ah				0073h	UART7 Receive Interrupt Control Register	S7RIC	201
003Bh 003Ch				0074h			
				0075h			
003Dh 003Eh				0076h			
				0077h			
003Fh				0078h			
					Blank columns are all reserved space. No acces	ss is allowed.	

0.079h1.0g0.0g0079h12-bus Interface Interrupt Control RegisterIICIC201007ChSCL/SDA Interrupt Control RegisterSCLDAIC201007ChSCL/SDA Interrupt Control RegisterSCLDAIC201007Fh	Address	Register	Symbol	Page
007Bh12C-bus Interface Interrupt Control RegisterICIC201007ChSCLSDA Interrupt Control RegisterSCLDAIC201007Ch		regiotor	Cymbol	i ugo
007Ch         SCL/SDA Interrupt Control Register         SCLDAIC         201           007Eh				
007Dh	007Bh	I2C-bus Interface Interrupt Control Register	IICIC	201
007EhImage: constraint of the sector of the sec	007Ch	SCL/SDA Interrupt Control Register	SCLDAIC	201
007FhImage: constraint of the constraint	007Dh			
0080h to 017FhDMA0 Source PointerSAR02440180hDMA0 Source PointerSAR02440181hOllashDMA0 Destination PointerDAR02440183hDMA0 Destination PointerDAR02440186hDMA0 Transfer CounterTCR02450187hCCC0188hDMA0 Transfer CounterTCR02460189hDMA0 Control RegisterDM0CON2460180hCCC0180hCCC0180hCCC0180hCCC0180hDMA0 Control RegisterDM0CON2460180hCCC0180hCCC0180hDMA1 Source PointerSAR12440193hDMA1 Destination PointerDAR12440193hCCCC0193hDMA1 Transfer CounterTCR12450193hCCCC0193hDMA1 Control RegisterDM1CON2460193hCCCC0193hDMA1 Control RegisterDM1CON2460193hCCCC0193hCCCC0193hCCCC0193hCCCC0193hCCCC0193hCCCC0193hCCC	007Eh			
to 017FhMA0 Source PointerSAR02440180hDMA0 Source PointerSAR02440181hDMA0 Destination PointerDAR02440183hDMA0 Destination PointerDAR02440186hDMA0 Transfer CounterTCR02450188hDMA0 Transfer CounterTCR02450188hDMA0 Transfer CounterDMOCON2460188hDMA0 Control RegisterDMOCON2460188hIII0188hDMA0 Control RegisterDMOCON2460188hIIII0188hDMA1 Source PointerSAR12440199hDMA1 Source PointerDAR12440199hDMA1 Destination PointerDAR12440199hDMA1 Transfer CounterTCR12450199hDMA1 Transfer CounterTCR12450199hDMA1 Transfer CounterTCR12450199hDMA1 Control RegisterDMICON2460199hDMA2 Control RegisterDMICON2460199hIIII0198hDMA2 Source PointerSAR2244014λhDMA2 Transfer CounterDAR2244014λhDMA2 Source PointerDAR2244014λhDMA2 Source PointerDAR2244014λhDMA2 Transfer CounterTCR2245014λhDMA2 Transfer CounterTCR2244014λhDMA2 Source PointerDAR2	007Fh			
017Fh0180hDMA0 Source PointerSAR02440181h0181h2440183h </td <td></td> <td></td> <td></td> <td></td>				
0180h 0181hDMA0 Source PointerSAR02440181h0181h000182h0180h000183h0180h000186h0187h000187h0000188h0MA0 Transfer CounterTCR02450188h0MA0 Transfer Counter0000188h0MA0 Control Register0000188h0MA0 Control Register0000188h000000188h000000188h000000188h000000188h000000188h000000188h000000198h000000198h000000198h000000198h000000198h000000198h000000198h000000198h000000198h000000198h000000198h000000198h0 <t< td=""><td></td><td></td><td></td><td></td></t<>				
0182hImage: state of the state o	-	DMA0 Source Pointer	SAR0	244
0183hImage: constraint of the sector of the sec	0181h			
0184hDMA0 Destination PointerDAR02440185hIII0187hIII0188hDMA0 Transfer CounterTCR02450189hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0188hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hIII0199hI<	0182h			
0185h 0186hImage: constraint of the sector	0183h			
0186hImage: constraint of the sector of the sec	0184h	DMA0 Destination Pointer	DAR0	244
0187hImage: constraint of the sector of the sec	0185h			
0188hDMA0 Transfer CounterTCR02450189hIII0184hIII0186hDM0CON246018ChDM0CON246018ChII018ChII018ChII018ChII018ChII018ChII018ChII018ChII018ChII018ChII0190hIMA1 Source PointerSAR10191hII0192hII0193hII0194hII0195hII0196hII0197hII0198hIMA1 Transfer CounterI0198hII0198hII0198hII0199hII0199hII0199hII0199hII0140hII0141hII0142hII0144hII0145hII0144hII0144hII0144hII0144hII0144hII0144hII0144hII0144hII0144hII <td>0186h</td> <td></td> <td></td> <td></td>	0186h			
0189hImage: constraint of the sector of the sec				
018AhImage: constraint of the sector of the sec		DMA0 Transfer Counter	TCR0	245
018BhImage: constraint of the second sec				
018ChDMA0 Control RegisterDM0CON246018Dh				
OBDhO018DhI018EhI018FhI019FhI0190hDMA1 Source PointerSAR10191hI0192hI0193hI0194hDMA1 Destination PointerDAR10194hI0197hI0198hI0140hDMA2 Source Pointer01A3hI01A4hI01A5hI01A8hDMA2 Transfer Counter01A8hI01A9hI01A8hI01A8hI01A8hI01A8hI01A8hI01A8hI01A8hI01A8hI01A8hI01A8h <t< td=""><td></td><td></td><td>DURGEN</td><td>0.10</td></t<>			DURGEN	0.10
018EhImage: constraint of the second sec		DIVIAU CONTROI REGISTER	DMOCON	246
018FhImage: constraint of the sector of the sec				
0190h 0191hDMA1 Source PointerSAR12440191h 0192hImage: Constraint of the second secon				
0191h 0192hImage: second seco		DMA1 Source Pointor	QAD1	244
0192hImage: constraint of the second sec			SARI	244
0193hImage: constraint of the sector of the sec				
0194h 0195hDMA1 Destination PointerDAR12440195hImage: Constraint of PointerDAR12440196hImage: Constraint of PointerTCR12450199hImage: Constraint of PointerTCR12450199hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0192hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0132hImage: Constraint of PointerImage: Constraint of PointerImage: Constraint of Pointer0133hImage: Constraint of PointerImage: Constraint of Poin				
0195h 0196hImage: constraint of the sector		DMA1 Destination Pointer	DAR1	244
0196hImage: constraint of the sector of the sec				
0198h 0199hDMA1 Transfer CounterTCR12450199hITCR1245019AhII019BhII019ChDMA1 Control RegisterDM1CON246019DhIII019EhIII019FhIII014AhDMA2 Source PointerSAR224401A1hIII01A2hIII01A4hDMA2 Destination PointerDAR224401A5hIII01A8hDMA2 Transfer CounterTCR224501A8hDMA2 Transfer CounterTCR224501A8hIIII01A8hII<				
0199h019Ah019Bh019ChDMA1 Control RegisterDM1CON246019Dh019Eh019Fh014AhDMA2 Source PointerSAR224401A1h01A2h01A3h01A4hDMA2 Destination PointerDAR224401A5h01A8hDMA2 Transfer CounterTCR224501A8hDMA2 Transfer CounterTCR224501A8hDMA2 Control RegisterDM2CON24601AFh </td <td></td> <td></td> <td></td> <td></td>				
019AhImage: constraint of the sector of the sec	0198h	DMA1 Transfer Counter	TCR1	245
019BhImage: constraint of the second sec	0199h			
019ChDMA1 Control RegisterDM1CON246019Dh019Eh019Fh019Fh01A0hDMA2 Source PointerSAR224401A1h </td <td>019Ah</td> <td></td> <td></td> <td></td>	019Ah			
019Dh.019Dh.019Eh.019Fh.01A0hDMA2 Source PointerSAR201A0hDMA2 Source PointerSAR201A1h.01A2h.01A3h.01A3h.01A4hDMA2 Destination PointerDAR201A6h.01A7h.01A8hDMA2 Transfer CounterTCR201A8h.01AAh.01A8h.01AAh.01A8h.01AAh.01A6h.01A7h.01A8h.01B6h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h.01B8h. <td>019Bh</td> <td></td> <td></td> <td></td>	019Bh			
019EhImage: constraint of the sector of the sec	019Ch	DMA1 Control Register	DM1CON	246
019FhImage: constraint of the second sec	019Dh			
01A0h 01A0hDMA2 Source PointerSAR224401A1h 01A2hDMA2 Source PointerSAR224401A3h </td <td></td> <td></td> <td></td> <td></td>				
01A1h 01A2hImage: constraint of the sector	019Fh			
01A2hImage: constraint of the sector of the sec		DMA2 Source Pointer	SAR2	244
01A3hImage: constraint of the sector of the sec				
01A4h 01A5hDMA2 Destination PointerDAR224401A5h 01A6hDMA2 Destination PointerDAR224401A6hImage: Control RegisterTCR224501A8hDMA2 Transfer CounterTCR224501A9hImage: Control RegisterImage: Control RegisterImage: Control Register01AChDMA2 Control RegisterImage: Control RegisterImage: Control Register01AChImage: Control RegisterImage: Control RegisterImage: Control Register01AChImage: Control RegisterImage: Control RegisterImage: Control Register01AChImage: Control RegisterImage: Control RegisterImage: Control Register01AFhImage: Control RegisterImage: Control RegisterImage: Control Register01BAhImage: Control RegisterImage: Control RegisterImage: Control Register01B3hImage: Control RegisterImage: Control RegisterImage: Control Register01B3hImage: Control RegisterImage: Control RegisterImage: Control Register01B4hImage: Control RegisterImage: Control RegisterImage: Control Register01B6hImage: Control RegisterImage: Control RegisterImage: Control Register01B3hImage: Contr				
01A5h 01A6hImage: sector sect				
01A6hImage: constraint of the sector of the sec		DiviA2 Destination Pointer	DAR2	244
01A7hImage: constraint of the sector of the sec				
01A8h 01A9hDMA2 Transfer CounterTCR224501A9hTCR224501A0hImage: Control RegisterImage: Control RegisterImage: Control Register01AChDMA2 Control RegisterDM2CON24601AChImage: Control RegisterImage: Control RegisterImage: Control Register01AChDMA2 Control RegisterImage: Control RegisterImage: Control Register01AChImage: Control RegisterImage: Control RegisterImage: Control Register01BChImage: Control Re				
01A9hImage: constraint of the system of the sys		DMA2 Transfer Counter	TCDO	245
01AAh     Image: constraint of the system of t		DWAZ HAISIELOUUIILEI	1012	240
01ABh     Image: Control Register     DM2CON     246       01ACh     DMA2 Control Register     DM2CON     246       01ADh     Image: Control Register     DM2CON     246       01ADh     Image: Control Register     Image: Control Register     Image: Control Register       01ADh     Image: Control Register     Image: Control Register     Image: Control Register       01ADh     Image: Control Register     Image: Control Register     Image: Control Register       01AEh     Image: Control Register     Image: Control Register     Image: Control Register       01AEh     Image: Control Register     Image: Control Register     Image: Control Register       01B0h     Image: Control Register     Image: Control Register     Image: Control Register       01B1h     Image: Control Register     Image: Control Register     Image: Control Register       01B2h     Image: Control Register     Image: Control Register     Image: Control Register       01B3h     Image: Control Register     Image: Control Register     Image: Control Register       01B4h     Image: Control Register     Image: Control Register     Image: Control Register       01B6h     Image: Control Register     Image: Control Register     Image: Control Register       01B3h     Image: Control Register     Image: Control Register     Image: Control Regi				
01ACh     DMA2 Control Register     DM2CON     246       01ADh	-			
01ADh		DMA2 Control Register	DM2CON	246
01AEh     Image: Constraint of the second seco		-5		
01AFh     Image: Constraint of the second seco				
01B0h     DMA3 Source Pointer     SAR3     244       01B1h     01B2h     244       01B3h     01B4h     DMA3 Destination Pointer     DAR3       01B5h     01B6h     244				
01B2h 01B3h 01B4h 0MA3 Destination Pointer 0AR3 244 01B5h 01B6h 01		DMA3 Source Pointer	SAR3	244
01B3h     DMA3 Destination Pointer     DAR3     244       01B5h     D1B6h     DAR3     244				
01B4h DMA3 Destination Pointer DAR3 244 01B5h 01B6h	01B2h			
01B5h 01B6h	01B3h			
01B6h	01B4h	DMA3 Destination Pointer	DAR3	244
	01B5h			
01B7h	01B6h			
	01B7h			
01B8h DMA3 Transfer Counter TCR3 245	01B8h	DMA3 Transfer Counter	TCR3	245
01B9h	01B9h			
01BAh	01BAh			

Address	Register	Symbol	Page
01BBh			9 -
01BCh	DMA3 Control Register	DM3CON	246
01BDh			
01BEh			
01BFh			
01C0h	Timer B0-1 Register	TB01	318
01C1h			
01C2h	Timer B1-1 Register	TB11	318
01C3h			
01C4h	Timer B2-1 Register	TB21	318
01C5h 01C6h	Pulse Period/Pulse Width Measurement	PPWFS1	010
01060	Mode Function Select Register 1	PPWF51	319
01C7h			
01C8h	Timer B Count Source Select Register 0	TBCS0	320
01C9h	Timer B Count Source Select Register 1	TBCS1	320
01CAh			
01CBh	Timer AB Division Control Register 0	TCKDIVC0	266
01CCh			
01CDh			
01CEh			
01CFh			
01D0h	Timer A Count Source Select Register 0	TACS0	267
01D1h	Timer A Count Source Select Register 1	TACS1	267
01D2h	Timer A Count Source Select Register 2	TACS2	267
01D3h		DWARD	000
01D4h	16-Bit Pulse Width Modulation Mode Function Select Register	PWMFS	268
01D5h	Timer A Waveform Output Function Select	TAPOFS	269
01DCh	Register		
01D6h 01D7h			
01D7h 01D8h	Timer A Output Waveform Change Enable	TAOW	270
UIDan	Register	TAOW	270
01D9h			
01DAh	Three-Phase Protect Control Register	TPRC	353
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Timer B3-1 Register	TB31	318
01E1h			
01E2h	Timer B4-1 Register	TB41	318
01E3h			
01E4h	Timer B5-1 Register	TB51	318
01E5h			
01E6h	Pulse Period/Pulse Width Measurement	PPWFS2	319
01E6h 01E7h	Pulse Period/Pulse Width Measurement Mode Function Select Register 2	PPWFS2	319
		PPWFS2 TBCS2	319 320
01E7h	Mode Function Select Register 2		
01E7h 01E8h	Mode Function Select Register 2 Timer B Count Source Select Register 2	TBCS2	320
01E7h 01E8h 01E9h	Mode Function Select Register 2 Timer B Count Source Select Register 2	TBCS2	320
01E7h 01E8h 01E9h 01EAh	Mode Function Select Register 2 Timer B Count Source Select Register 2	TBCS2	320
01E7h 01E8h 01E9h 01EAh 01EBh	Mode Function Select Register 2 Timer B Count Source Select Register 2	TBCS2	320
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh	Mode Function Select Register 2 Timer B Count Source Select Register 2	TBCS2	320
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01EDh 01EEh 01EFh	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3	TBCS2	320
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01EDh 01EEh	Mode Function Select Register 2 Timer B Count Source Select Register 2	TBCS2	320
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01EFh 01EFh 01F0h 01F1h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1	TBCS2 TBCS3 PMC0CON0 PMC0CON1	320 320
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01F0h 01F1h 01F2h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1 PMC0 Function Select Register 2	PMC0CON0 PMC0CON1 PMC0CON2	320 320 424 426 428
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01EFh 01EFh 01F0h 01F1h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1	TBCS2 TBCS3 PMC0CON0 PMC0CON1	320 320 424 426
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01F0h 01F7h 01F2h 01F3h 01F4h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1 PMC0 Function Select Register 2 PMC0 Function Select Register 3 PMC0 Status Register	PMC0CON0 PMC0CON1 PMC0CON2 PMC0CON3 PMC0STS	320 320 424 426 428
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01F7h 01F7h 01F2h 01F3h 01F4h 01F5h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1 PMC0 Function Select Register 2 PMC0 Function Select Register 3 PMC0 Function Select Register 3 PMC0 Status Register PMC0 Interrupt Source Select Register	PMC0CON0 PMC0CON0 PMC0CON1 PMC0CON1 PMC0CON2 PMC0CON3 PMC0STS PMC0INT	320 320 424 426 428 430 431 434
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01F7h 01F7h 01F3h 01F4h 01F5h 01F6h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1 PMC0 Function Select Register 1 PMC0 Function Select Register 2 PMC0 Function Select Register 3 PMC0 Status Register PMC0 Interrupt Source Select Register PMC0 Compare Control Register	PMC0CON0 PMC0CON0 PMC0CON1 PMC0CON1 PMC0CON2 PMC0CON3 PMC0STS PMC0INT PMC0CPC	320 320 424 426 428 430 431
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01FCh 01F1h 01F2h 01F3h 01F3h 01F5h 01F6h 01F7h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1 PMC0 Function Select Register 1 PMC0 Function Select Register 2 PMC0 Function Select Register 3 PMC0 Status Register PMC0 Interrupt Source Select Register PMC0 Compare Control Register PMC0 Compare Data Register	TBCS2 TBCS3 TBCS3 PMC0CON0 PMC0CON0 PMC0CON1 PMC0CON1 PMC0CON2 PMC0CON2 PMC0CON3 PMC0CON3 PMC0CN3 PMC0CPC PMC0CPD	320 320 424 426 428 430 431 434 439 440
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01F7h 01F7h 01F3h 01F3h 01F4h 01F5h 01F6h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1 PMC0 Function Select Register 1 PMC0 Function Select Register 2 PMC0 Function Select Register 3 PMC0 Status Register PMC0 Interrupt Source Select Register PMC0 Compare Control Register	TBCS2 TBCS3 TBCS3 PMC0CON0 PMC0CON1 PMC0CON1 PMC0CON2 PMC0CON3 PMC0CON3 PMC0CON3 PMC0CON3 PMC0CCD2 PMC0CPD PMC0CCD0	320 320 424 426 428 430 431 434 439
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01ECh 01ECh 01EFh 01FCh 01F1h 01F2h 01F3h 01F3h 01F5h 01F6h 01F7h	Mode Function Select Register 2 Timer B Count Source Select Register 2 Timer B Count Source Select Register 3 PMC0 Function Select Register 0 PMC0 Function Select Register 1 PMC0 Function Select Register 1 PMC0 Function Select Register 2 PMC0 Function Select Register 3 PMC0 Status Register PMC0 Interrupt Source Select Register PMC0 Compare Control Register PMC0 Compare Data Register	TBCS2 TBCS3 TBCS3 PMC0CON0 PMC0CON0 PMC0CON1 PMC0CON1 PMC0CON2 PMC0CON2 PMC0CON3 PMC0CON3 PMC0CN3 PMC0CPC PMC0CPD	320 320 424 426 428 430 431 434 439 440

Address	Register	Symbol	Page
01FBh	PMC1 Function Select Register 3	PMC1CON3	430
01FCh	PMC1 Status Register	PMC1STS	431
01FDh	PMC1 Interrupt Source Select Register	PMC1INT	434
01FEh			
01FFh			
0200h			
0201h			
0202h			
0203h			
0204h			
0205h	Interrupt Source Select Register 3	IFSR3A	203
0206h	Interrupt Source Select Register 2	IFSR2A	204
0207h	Interrupt Source Select Register	IFSR	205
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh	Address Match Interrupt Enable Register	AIER	206
020Eh	Address Match Interrupt Enable Register 2	AIER2	200
0210h	Address Match Interrupt Register 0	RMAD0	200
021011 0211h			201
0211h			
021211 0213h		+	
021311 0214h	Address Match Interrupt Register 1	RMAD1	207
0214h 0215h	A coress mator interrupt register i	NWAUT	207
0215h			
021011 0217h			
021711 0218h	Address Motch Interrupt Desister 2	RMAD2	007
0218h 0219h	Address Match Interrupt Register 2	RIVIADZ	207
021Ah			
021Bh		514150	
021Ch	Address Match Interrupt Register 3	RMAD3	207
021Dh			
021Eh			
021Fh			
0220h	Flash Memory Control Register 0	FMR0	679
0221h	Flash Memory Control Register 1	FMR1	682
0222h	Flash Memory Control Register 2	FMR2	115
0223h	Flash Memory Control Register 3	FMR3	684
0224h			
0225h			
0226h			
0226h 0227h			
0226h 0227h 0228h			
0226h 0227h 0228h 0229h			
0226h 0227h 0228h 0229h 022Ah			
0226h 0227h 0228h 0229h 022Ah 022Ah			
0226h 0227h 0228h 0229h 022Ah 022Bh 022Bh			
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh			
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Ch 022Dh 022Eh			
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh			
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Fh 022Fh 0230h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Ch 022Ch 022Ch 022Eh 022Fh 022Fh 0230h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Ch 022Fh 022Fh 022Fh 0230h 0231h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Ch 022Ch 022Ch 022Eh 022Fh 022Fh 0230h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Ch 022Fh 022Fh 022Fh 0230h 0231h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Ch 022Fh 022Fh 022Fh 0230h 0231h 0232h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Ch 022Ch 022Ch 022Fh 022Fh 0230h 0231h 0232h 0233h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Ch 022Fh 022Fh 0230h 0231h 0232h 0233h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Ch 022Fh 022Fh 0230h 0231h 0233h 0233h 0233h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Ch 022Ch 022Ch 022Fh 022Fh 0230h 0231h 0233h 0233h 0233h 0233h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Ch 022Ch 022Ch 022Fh 022Fh 0230h 0231h 0233h 0233h 0233h 0233h 0233h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Ch 022Ch 022Ch 022Fh 022Fh 0230h 0231h 0233h 0233h 0233h 0233h 0233h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Ch 022Ch 022Fh 022Fh 0230h 0231h 0233h 0233h 0233h 0233h 0233h 0233h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Ch 022Ch 022Ch 022Fh 022Fh 0230h 0233h 0233h 0233h 0233h 0233h 0233h 0233h 0233h	Flash Memory Control Register 6	FMR6	685
0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Ch 022Ch 022Fh 022Fh 0230h 0231h 0233h 0233h 0233h 0233h 0233h 0233h 0233h 0233h 0233h	Flash Memory Control Register 6	FMR6	685

Address	Degister	Cumhal	Dese
Address 0240h	Register	Symbol	Page
0241h			
0242h			
0243h			
0244h	UART0 Special Mode Register 4	U0SMR4	486
0245h	UART0 Special Mode Register 3	U0SMR3	485
0246h	UART0 Special Mode Register 2	U0SMR2	484
0247h	UART0 Special Mode Register	U0SMR	483
0248h	UART0 Transmit/Receive Mode Register	U0MR	477
0249h	UART0 Bit Rate Register	U0BRG	477
024Ah	UART0 Transmit Buffer Register	U0TB	474
024Bh			
024Ch	UART0 Transmit/Receive Control Register 0	U0C0	478
024Dh	UART0 Transmit/Receive Control Register 1	U0C1	480
024Eh	UART0 Receive Buffer Register	U0RB	475
024Fh			
0250h	UART Transmit/Receive Control Register 2	UCON	482
0251h			
0252h	UART Clock Select Register	UCLKSEL0	472
0253h	HADTA Creation Martin Descript		
0254h	UART1 Special Mode Register 4	U1SMR4	486
0255h	UART1 Special Mode Register 3	U1SMR3	485
0256h	UART1 Special Mode Register 2	U1SMR2	484
0257h 0258h	UART1 Special Mode Register	U1SMR U1MR	483 477
0258h 0259h	UART1 Transmit/Receive Mode Register UART1 Bit Rate Register	U1MR U1BRG	477
0259h	UART1 Transmit Buffer Register	UITB	477
025Bh		0115	4/4
025Ch	UART1 Transmit/Receive Control Register 0	U1C0	478
025Dh	UART1 Transmit/Receive Control Register 1	U1C1	480
025Eh	UART1 Receive Buffer Register	U1RB	475
025Fh		0 mb	410
0260h			
0261h			
0262h			
0263h			
0264h	UART2 Special Mode Register 4	U2SMR4	486
0265h	UART2 Special Mode Register 3	U2SMR3	485
0266h	UART2 Special Mode Register 2	U2SMR2	484
0267h	UART2 Special Mode Register	U2SMR	483
0268h	UART2 Transmit/Receive Mode Register	U2MR	477
0269h	UART2 Bit Rate Register	U2BRG	477
026Ah	UART2 Transmit Buffer Register	U2TB	474
026Bh			
026Ch	UART2 Transmit/Receive Control Register 0	U2C0	478
026Dh	UART2 Transmit/Receive Control Register 1	U2C1	480
026Eh	UART2 Receive Buffer Register	U2RB	475
026Fh			
0270h	SI/O3 Transmit/Receive Register	S3TRR	538
0271h			
0272h	SI/O3 Control Register	S3C	539
0273h	SI/O3 Bit Rate Register	S3BRG	540
0274h	SI/O4 Transmit/Receive Register	S4TRR	538
0275h	SI/O4 Control Deviator	640	500
0276h	SI/O4 Control Register	S4C	539
0277h	SI/O4 Bit Rate Register	S4BRG S34C2	540
0278h 0279h	SI/O3, 4 Control Register 2	JJ40∠	540
0279h 027Ah			
027An 027Bh			
027Bn 027Ch			
027Ch 027Dh			
027Eh			
027Eh			
0280h			
0281h			
0282h			

٥	Desister	Cumphiel	Daga
Address 0283h	Register	Symbol	Page
0283h	UART5 Special Mode Register 4	U5SMR4	400
	1 0		486
0285h	UART5 Special Mode Register 3	U5SMR3	485
0286h	UART5 Special Mode Register 2	U5SMR2	484
0287h	UART5 Special Mode Register	U5SMR	483
0288h	UART5 Transmit/Receive Mode Register	U5MR	477
0289h	UART5 Bit Rate Register	U5BRG	477
028Ah	UART5 Transmit Buffer Register	U5TB	474
028Bh			
028Ch	UART5 Transmit/Receive Control Register 0	U5C0	478
028Dh	UART5 Transmit/Receive Control Register 1	U5C1	480
028Eh	UART5 Receive Buffer Register	U5RB	475
028Fh			
0290h			
0291h			
0292h			
0293h			
0294h	UART6 Special Mode Register 4	U6SMR4	486
0295h	UART6 Special Mode Register 3	U6SMR3	485
0296h	UART6 Special Mode Register 2	U6SMR2	484
0290h	UART6 Special Mode Register 2	U6SMR	484
029711 0298h	UART6 Transmit/Receive Mode Register	U6MR	
	•		477
0299h	UART6 Bit Rate Register	U6BRG	477
029Ah	UART6 Transmit Buffer Register	U6TB	474
029Bh		11000	.=.
029Ch	UART6 Transmit/Receive Control Register 0	U6C0	478
029Dh	UART6 Transmit/Receive Control Register 1	U6C1	480
029Eh	UART6 Receive Buffer Register	U6RB	475
029Fh			
02A0h			
02A1h			
02A2h			
02A3h			
02A4h	UART7 Special Mode Register 4	U7SMR4	486
02A5h	UART7 Special Mode Register 3	U7SMR3	485
02A6h	UART7 Special Mode Register 2	U7SMR2	484
02A7h	UART7 Special Mode Register	U7SMR	483
02A8h	UART7 Transmit/Receive Mode Register	U7MR	477
02A9h	UART7 Bit Rate Register	U7BRG	477
02AAh	UART7 Transmit Buffer Register	U7TB	474
02ABh			
02ACh	UART7 Transmit/Receive Control Register 0	U7C0	478
02ADh	UART7 Transmit/Receive Control Register 0	U7C1	
02ADh 02AEh			480
	UART7 Receive Buffer Register	U7RB	475
02AFh		000	
02B0h	I2C0 Data Shift Register	S00	555
02B1h		0.07.5	
02B2h	I2C0 Address Register 0	S0D0	556
02B3h	I2C0 Control Register 0	S1D0	557
02B4h	I2C0 Clock Control Register	S20	560
02B5h	I2C0 Start/Stop Condition Control Register	S2D0	563
02B6h	I2C0 Control Register 1	S3D0	564
02B7h	I2C0 Control Register 2	S4D0	568
02B8h	I2C0 Status Register 0	S10	570
02B9h	I2C0 Status Register 1	S11	575
02BAh	I2C0 Address Register 1	S0D1	556
02BBh	I2C0 Address Register 2	S0D2	556
02BCh			
02BDh			
02BEh			
02BFh			
02Di 11 02C0h			
52000			
to			
to 02FFh			
	Timer B3/B4/B5 Count Start Flag	TBSR	322
02FFh	Timer B3/B4/B5 Count Start Flag	TBSR	322
02FFh 0300h	Timer B3/B4/B5 Count Start Flag Timer A1-1 Register	TBSR TA11	322 272

Address	Register	Symbol	Page
0304h	Timer A2-1 Register	TA21	272
0305h			272
0306h	Timer A4-1 Register	TA41	272
0307h			
0308h	Three-Phase PWM Control Register 0	INVC0	345
0309h	Three-Phase PWM Control Register 1	INVC1	347
030Ah	Three-Phase Output Buffer Register 0	IDB0	349
030Bh	Three-Phase Output Buffer Register 1	IDB1	349
030Ch	Dead Time Timer	DTT	349
030Dh	Timer B2 Interrupt Generation Frequency Set	ICTB2	
	Counter		350
030Eh	Position-Data-Retain Function Control	PDRF	352
030Fh	Register		
0310h	Timer B3 Register	TB3	317
0311h		105	317
0312h	Timer B4 Register	TB4	317
0313h		104	517
0313h	Timer B5 Register	TB5	317
031411 0315h		100	517
0316h			
0316h			
0317h	Port Function Control Register	PFCR	353
0318h		FIGR	ათა
031911 031Ah			
031Ah 031Bh	Timer B3 Mode Register	TB3MR	323
031Bh	Timer B4 Mode Register	TB3MR TB4MR	323
031Dh	Timer B5 Mode Register	TB4MR TB5MR	323
031Dh 031Eh		I BOIVIR	323
031Eh			
0320h	Count Start Flag	TABSR	070
032011 0321h		TADOK	273
0321h 0322h	One-Shot Start Flag	ONSF	274
0322h	Trigger Select Register	TRGSR	274 275
0323h 0324h	Up/Down Flag	UDF	275
0324h	op/Down hag	UDI	276
0326h	Timer A0 Register	TA0	271
0327h		17.0	271
0328h	Timer A1 Register	TA1	271
0329h			211
032Ah	Timer A2 Register	TA2	271
032Bh			271
032Ch	Timer A3 Register	TA3	271
032Dh		1/10	211
032Eh	Timer A4 Register	TA4	271
032Fh			271
0330h	Timer B0 Register	TB0	317
0331h		. 20	0.7
0332h	Timer B1 Register	TB1	317
	Ŭ <sup>1</sup>		
0333h			
0333h 0334h	Timer B2 Register	TB2	317
	Timer B2 Register	TB2	317
0334h	Timer B2 Register Timer A0 Mode Register	TB2 TA0MR	317 277
0334h 0335h	-		
0334h 0335h 0336h	Timer A0 Mode Register	TA0MR	277
0334h 0335h 0336h 0337h	Timer A0 Mode Register Timer A1 Mode Register	TA0MR TA1MR	277 277
0334h 0335h 0336h 0337h 0338h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register	TA0MR TA1MR TA2MR	277 277 277
0334h 0335h 0336h 0337h 0338h 0339h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register	TA0MR TA1MR TA2MR TA3MR	277 277 277 277 277
0334h 0335h 0336h 0337h 0338h 0339h 033Ah	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register	TA0MR TA1MR TA2MR TA3MR TA4MR	2777 2777 2777 2777 2777 2777
0334h 0335h 0336h 0337h 0338h 0339h 033Ah 033Bh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register	TA0MR TA1MR TA2MR TA3MR TA4MR TB0MR	2777 2777 2777 2777 2777 2777 323
0334h 0335h 0336h 0337h 0338h 0339h 033Ah 033Bh 033Ch	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register	TA0MR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR	277 277 277 277 277 277 323 323
0334h 0335h 0336h 0337h 0338h 0339h 033Ah 033Ah 033Bh 033Ch 033Dh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register	TAOMR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR	277 277 277 277 277 277 323 323 323 323
0334h 0335h 0336h 0337h 0338h 0339h 033Ah 033Bh 033Ch 033Dh 033Eh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register	TAOMR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR	277 277 277 277 277 277 323 323 323 323
0334h 0335h 0336h 0337h 0338h 0338h 033Ah 033Bh 033Ch 033Dh 033Dh 033Eh 033Fh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register	TAOMR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2SC	2777 2777 2777 2777 2777 323 323 323 323
0334h 0335h 0336h 0337h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Second Data Register	TAOMR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2MR TB2SC TRHSEC	2777 2777 2777 2777 2277 3223 3223 3223
0334h 0335h 0336h 0337h 0338h 0338h 0338h 0338h 033Ch 033Ch 033Ch 033Fh 033Fh 033Fh 0340h 0341h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Second Data Register Minute Data Register Hour Data Register	TAOMR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2MR TB2SC TRHSEC TRHSEC TRHMIN	2777 2777 2777 2777 2777 323 323 323 323
0334h 0335h 0336h 0337h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0338h 0340h 0341h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Second Data Register Minute Data Register	TAOMR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2MR TB2SC TRHSEC TRHSEC TRHMIN TRHHR	2777 2777 2777 2777 2277 3223 3223 3223
0334h 0335h 0336h 0337h 0338h 0338h 0338h 0338h 033Ch 033Ch 033Ch 033Fh 033Fh 0340h 0341h 0342h 0343h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Second Data Register Minute Data Register Hour Data Register Day-of-the-Week Data Register	TAOMR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2MR TB2SC TRHSEC TRHSEC TRHMIN TRHHR TRHWK	2777 2777 2777 2777 3223 3223 3223 3223

Address	Register	Symbol	Page
0346h	Year Data Register	TRHYR	389
0347h	Timer RH Control Register	TRHCR	390
0348h	Timer RH Count Source Select Register	TRHCSR	392
0349h	Clock Error Correction Register	TRHADJ	393
034Ah	Timer RH Interrupt Flag Register	TRHIFR	394
034Bh	Timer RH Interrupt Enable Register	TRHIER	395
034Ch	Alarm Minute Register	TRHAMN	397
034Dh	Alarm Hour Register	TRHAHR	398
034Eh	Alarm Day-of-the-Week Register	TRHAWK	399
034Fh	Timer RH Protect Register	TRHPRC	400
0350h	CEC Function Control Register 1	CECC1	603
0351h	CEC Function Control Register 2	CECC2	604
0352h	CEC Function Control Register 3	CECC3	606
0353h	CEC Function Control Register 4	CECC4	608
0354h	CEC Flag Register	CECFLG	610
0355h	CEC Interrupt Source Select Register	CISEL	611
0356h	CEC Transmit Buffer Register 1	CCTB1	612
0357h	CEC Transmit Buffer Register 2	CCTB2	612
0358h	CEC Receive Buffer Register 1	CCRB1	613
0359h	CEC Receive Buffer Register 2	CCRB2	613
035Ah	CEC Receive Follower Address Set Register 1	CRADRI1	614
035Bh	CEC Receive Follower Address Set Register 2	CRADRI2	614
035Ch			
035Dh			
035Eh			
035Fh			
0360h	Pull-Up Control Register 0	PUR0	185
0361h	Pull-Up Control Register 1	PUR1	186
0362h	Pull-Up Control Register 2	PUR2	187
0363h			
0364h			
0365h			
0366h	Port Control Register	PCR	188
0367h			
0368h			
0369h	NMI/SD Digital Filter Register	NMIDF	209
036Ah			
036Bh			
036Ch			
036Dh			
036Eh			
036Fh		DIMANOONIO	
0370h	PWM Control Register 0	PWMCON0	413
0371h	DW/MO Dresseller	DWMDDEC	
0372h	PWM0 Prescaler	PWMPRE0	414
0373h	PWM0 Register	PWMREG0	414
0374h	PWM1 Prescaler	PWMPRE1	414 414
0375h	PWM1 Register	PWMREG1	
0376h	PWM Control Register 1	PWMCON1	415
0377h 0378h			
0378h 0379h			
0379h 037Ah			
037An 037Bh			
037Bh 037Ch	Count Source Protection Mode Register	CSPR	222
037Ch 037Dh	Watchdog Timer Refresh Register	WDTR	233
037Dh 037Eh	Watchdog Timer Kerresh Register Watchdog Timer Start Register	WDTR	234 234
037En 037Fh	Watchdog Timer Start Register	WDIS	
037Fh 0380h	Watchuog Timer Culturi Register	WDC	235
0380h			
0382h			
0382h 0383h			
0383h			
0384h 0385h			
0385h			
0386h 0387h			<u> </u>
300711			

Address	Decision	Cumph of	Dese
Address 0388h	Register	Symbol	Page
0388h 0389h			
		_	
038Ah			
038Bh			
038Ch			
038Dh			
038Eh			
038Fh			
0390h	DMA2 Source Select Register	DM2SL	247
0391h			
0392h	DMA3 Source Select Register	DM3SL	247
0393h			
0394h			
0395h		_	
0396h			
0397h			
0398h	DMA0 Source Select Register	DM0SL	247
0399h			
039Ah	DMA1 Source Select Register	DM1SL	247
039Bh			
039Ch			
039Dh			
039Eh			
039Fh			
03A0h			
03A1h			
03A2h	Open-Circuit Detection Assist Function		
03/12/1	Register	AINRST	637
03A3h	5		
03A4h			
03A5h			
03A6h			
03A7h			
03A8h			
03A9h			
03AAh			
03ABh			
03ACh			
03ADh			
03AEh			
03AFh			
03B0h			
03B1h			
03B2h			
03B3h			
	SFR Snoop Address Register	CBCCAD	674
03B4h	or is onoop address register	CRCSAR	671
03B5h	ODO Mada Davidar	000010	a= :
03B6h	CRC Mode Register	CRCMR	671
03B7h			
03B8h			
03B9h			
03BAh			
03BBh			
03BCh	CRC Data Register	CRCD	670
03BDh			
03BEh	CRC Input Register	CRCIN	670
03BFh			-
03C0h	A/D Register 0	AD0	638
03C1h			000
	A/D Register 1	AD1	000
03C2h	TO ITEGISIEL I	AUT	638
03C3h			
03C4h	A/D Register 2	AD2	638
03C5h			
03C6h	A/D Register 3	AD3	638
03C7h			
03C8h	A/D Register 4	AD4	638
03C9h			
	l Blank columns are all reserved space. No acc	and the attraction of	

Address	Register	Symbol	Page
03CAh	A/D Register 5	AD5	638
03CBh	ND Register o	7,000	000
03CCh	A/D Register 6	AD6	638
03CDh	ND Register e	7,000	000
03CEh	A/D Register 7	AD7	638
03CFh	ND Register /	1.01	000
03D0h			
03D0h			
03D2h			
03D2h			
03D3h	A/D Control Register 2	ADCON2	639
03D411 03D5h	A/D Control Register 2	ADCOINZ	639
	A/D Control Degister 0		0.10
03D6h	A/D Control Register 0	ADCON0 ADCON1	640
03D7h	A/D Control Register 1		642
03D8h	D/A0 Register	DA0	666
03D9h	D/Ad Destinter	544	0.5-5
03DAh	D/A1 Register	DA1	666
03DBh			
03DCh	D/A Control Register	DACON	666
03DDh			
03DEh			
03DFh			
03E0h	Port P0 Register	P0	189
03E1h	Port P1 Register	P1	189
03E2h	Port P0 Direction Register	PD0	190
03E3h	Port P1 Direction Register	PD1	190
03E4h	Port P2 Register	P2	189
03E5h	Port P3 Register	P3	189
03E6h	Port P2 Direction Register	PD2	190
03E7h	Port P3 Direction Register	PD3	190
03E8h	Port P4 Register	P4	189
03E9h	Port P5 Register	P5	189
03EAh	Port P4 Direction Register	PD4	190
03EBh	Port P5 Direction Register	PD5	190
03ECh	Port P6 Register	P6	189
03EDh	Port P7 Register	P7	189
03EEh	Port P6 Direction Register	PD6	190
03EFh	Port P7 Direction Register	PD7	190
03F0h	Port P8 Register	P8	189
03F1h	Port P9 Register	P9	189
03F2h	Port P8 Direction Register	PD8	190
03F3h	Port P9 Direction Register	PD9	190
03F4h	Port P10 Register	P10	189
03F5h	, , , , , , , , , , , , , , , , , , ,		
03F6h	Port P10 Direction Register	PD10	190
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FDh 03FEh			
03FFh			
D000h to			
D07Fh			

Address	Register	Symbol	Page
D080h	PMC0 Header Pattern Set Register (Min)	PMC0HDPMIN	435
D081h			
D082h	PMC0 Header Pattern Set Register (Max)	PMC0HDPMAX	435
D083h			
D084h	PMC0 Data 0 Pattern Set Register (Min)	PMC0D0PMIN	436
D085h	PMC0 Data 0 Pattern Set Register (Max)	PMC0D0PMAX	436
D086h	PMC0 Data 1 Pattern Set Register (Min)	PMC0D1PMIN	436
D087h	PMC0 Data 1 Pattern Set Register (Max)	PMC0D1PMAX	436
D088h	PMC0 Measurements Register	PMC0TIM	437
D089h			
D08Ah	PMC0 Counter Value Register	PMC0BC	437
D08Bh			
D08Ch	PMC0 Receive Data Store Register 0	PMC0DAT0	438
D08Dh	PMC0 Receive Data Store Register 1	PMC0DAT1	438
D08Eh	PMC0 Receive Data Store Register 2	PMC0DAT2	438
D08Fh	PMC0 Receive Data Store Register 3	PMC0DAT3	438
D090h	PMC0 Receive Data Store Register 4	PMC0DAT4	438
D091h	PMC0 Receive Data Store Register 5	PMC0DAT5	438
D092h	PMC0 Receive Bit Count Register	PMC0RBIT	437
D093h			
D094h	PMC1 Header Pattern Set Register (Min)	PMC1HDPMIN	435
D095h			
D096h	PMC1 Header Pattern Set Register (Max)	PMC1HDPMAX	435
D097h			
D098h	PMC1 Data 0 Pattern Set Register (Min)	PMC1D0PMIN	436
D099h	PMC1 Data 0 Pattern Set Register (Max)	PMC1D0PMAX	436
D09Ah	PMC1 Data 1 Pattern Set Register (Min)	PMC1D1PMIN	436
D09Bh	PMC1 Data 1 Pattern Set Register (Max)	PMC1D1PMAX	436
D09Ch	PMC1 Measurements Register	PMC1TIM	437
D09Dh			
D09Eh	PMC1 Counter Value Register	PMC1BC	437
D09Fh			
D0A0h			
to			
D7FFh Note: 1	Blank columns are all reserved space. No acc		

D7FFh Note: 1. Blank columns are all reserved space. No access is allowed.

FFFFFh	Optional Function Select Address 1	OFS1	686
Note: 1.	OFS1 address is not an SFR.		

B - 6

M16C/63 Group RENESAS MCU

## 1. Overview

#### 1.1 Features

The M16C/63 Group microcomputer (MCU) incorporates the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. This MCU has 1 MB of address space (expandable to 4 MB), and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

This MCU consumes low power, and supports operating modes that allow additional power control. The MCU also uses an anti-noise configuration to reduce emissions of electromagnetic noise and is designed to withstand electromagnetic interference (EMI). By integrating many of the peripheral functions, including the multifunction timer and serial interface, the number of system components has been reduced.

#### 1.1.1 Applications

This MCU can be used in audio components, cameras, televisions, household appliances, office equipment, communication devices, mobile devices, industrial equipment, and other applications.

## 1.2 Specifications

The M16C/63 Group includes 100-pin and 80-pin packages. Table 1.1 to Table 1.4 list specifications.

Item	Function	$\label{eq:constraint} \begin{array}{ c c c } \hline Description \\ \hline M16C/60 \ Series \ core \\ (multiplier: 16-bit \times 16-bit \rightarrow 32-bit, \\ multiply \ and \ accumulate \ instruction: 16-bit \times 16-bit + 32-bit \rightarrow 32-bit) \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		
CPU	Central processing unit			
Memory	ROM, RAM, data flash	See Table 1.5 "Product List".		
Voltage Detection	Voltage detector	<ul> <li>Power-on reset</li> <li>3 voltage detection points (detection level of voltage detection 0 and 1 selectable)</li> </ul>		
Clock	Clock generator	<ul> <li>4 circuits: Main clock, sub clock, low-speed on-chip oscillator (125 kHz), high-speed on-chip oscillator (40 MHz ±10%)</li> <li>Oscillation stop detection: Main clock oscillation stop/reoscillation detection function</li> <li>Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16 Sub clock frequency divider circuit: Divide ratio selectable from 1 and 2</li> <li>Power saving features: Wait mode, stop mode</li> <li>Real-time clock</li> </ul>		
External Bus Expansion	Bus memory expansion	<ul> <li>Address space: 1 MB</li> <li>External bus interface: 0 to 8 waits inserted, 4 chip select outputs, memory area expansion function (expandable to 4 MB), 3 V and 5 V interfaces</li> <li>Bus format: Separate bus or multiplexed bus selectable, data bus width selectable (8 or 16 bits), number of address buses selectable (12, 16, or 20)</li> </ul>		
I/O Ports	Programmable I/O ports	CMOS I/O ports: 85 (selectable pull-up resistors)     N-channel open drain ports: 3		
Interrupts		<ul> <li>Interrupt vectors: 70</li> <li>External interrupt inputs: 17 (NMI, INT × 8, key input × 8)</li> <li>Interrupt priority levels: 7</li> </ul>		
Watchdog Tir	ner	15-bit timer × 1 (with prescaler) Automatic reset start function selectable		
DMA	DMAC	<ul> <li>4 channels, cycle steal mode</li> <li>Trigger sources: 43</li> <li>Transfer modes: 2 (single transfer, repeat transfer)</li> </ul>		

 Table 1.1
 Specifications for the 100-Pin Package (1/2)

Item	Function	Description			
	Timer A	<ul> <li>16-bit timer × 5</li> <li>Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode</li> <li>Event counter two-phase pulse signal processing (two-phase encode input) × 3</li> <li>Programmable output mode × 3</li> </ul>			
	Timer B	<ul> <li>16-bit timer × 6</li> <li>Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode</li> </ul>			
Timers	Three-phase motor control timer functions	<ul> <li>Three-phase inverter control (timer A1, timer A2, timer A4, timer B2)</li> <li>On-chip dead time timer</li> </ul>			
	Real-time clock	<ul> <li>Count: second, minute, hour, day of the week, month, year</li> <li>Periodic interrupt: 0.25 s, 0.5 s</li> <li>Automatic correction function</li> </ul>			
	PWM function	8 bits × 2			
	Remote control signal receiver	<ul> <li>2 circuits</li> <li>4 wave pattern matchings (differentiate wave pattern for headers, data 0, data 1, and special data)</li> <li>6-byte receive buffer (1 circuit only)</li> <li>Operating frequency of 32 kHz</li> </ul>			
Serial nterface	UART0 to UART2, UART5 to UART7	Clock synchronous/asynchronous × 6 channels I <sup>2</sup> C-bus, IEBus <sup>(1)</sup> , special mode 2 SIM (UART2)			
	SI/O3, SI/O4	Clock synchronization only × 2 channels			
Multi-master	r I <sup>2</sup> C-bus Interface	1 channel			
CEC Function	ons <sup>(3)</sup>	CEC transmit/receive, arbitration lost detection, ACK automatic output, operation frequency of 32 kHz			
A/D Convert	ter	10-bit resolution $\times$ 26 channels, including sample and hold function Conversion time: 2.15 $\mu s$			
D/A Convert	ter	8-bit resolution × 2 circuits			
CRC Calcula	ator	CRC-CCITT (X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1), CRC-16 (X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1) compliant			
Flash Memc	ргу	<ul> <li>Erase/write power supply voltage: 2.7 to 5.5 V</li> <li>Erase/write cycles: 1,000 times (program ROM 1, program ROM 2), 10,000 times (data flash)</li> <li>Program security: ROM code protect, ID code check</li> </ul>			
Debug Fund	tions	On-chip debug, on-board flash rewrite, address match interrupt × 4			
Operation Frequency/Supply Voltage		5 MHz/VCC1 = 1.8 to 5.5 V, VCC2 = 1.8 V to VCC1 20 MHz/VCC1 = 2.7 to 5.5 V, VCC2 = 2.7 V to VCC1			
Current Con	sumption	Described in 31. "Electrical Characteristics"			
Operating Te	emperature	-20°C to 85°C, -40°C to 85°C <sup>(2)</sup>			
Package		100-pin QFP: PRQP0100JD-B (Previous package code: 100P6F-A) 100-pin LQFP: PLQP0100KB-A (Previous package code: 100P6Q-A) 100-pin LGA: PTLG0100KA-A (Previous package code: 100F0M)			

#### Table 1.2 Specifications for the 100-Pin Package (2/2)

Notes:

1. IEBus is a registered trademark of NEC Electronics Corporation.

2. See Table 1.5 "Product List" for the operating temperature.

3. The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI). HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

Item	Function	Description	
CPU	Central processing unit	M16C/60 Series core (multiplier: 16-bit × 16-bit $\rightarrow$ 32-bit, multiply and accumulate instruction: 16-bit × 16-bit + 32-bit $\rightarrow$ 32-bit) • Number of basic instructions: 91 • Minimum instruction execution time: 50.0 ns (f(BCLK) = 20 MHz, VCC1 = 2.7 to 5.5 V) 200.0 ns (f(BCLK) = 5 MHz, VCC1 = 1.8 to 5.5 V) • Operating mode: Single-chip	
Memory	ROM, RAM, data flash	See Table 1.5 "Product List".	
Voltage Detection	Voltage detector	<ul> <li>Power-on reset</li> <li>3 voltage detection points (detection level of voltage detection 0 and 1 selectable)</li> </ul>	
Clock	Clock generator	<ul> <li>4 circuits: Main clock, sub clock, low-speed on-chip oscillator (125 kHz), high-speed on-chip oscillator (40 MHz ±10%)</li> <li>Oscillation stop detection: Main clock oscillation stop/reoscillation detection function</li> <li>Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16 Sub clock frequency divider circuit: Divide ratio selectable from 1 and 2</li> <li>Power saving features: Wait mode, stop mode</li> <li>Real-time clock</li> </ul>	
External Bus Expansion	Bus memory expansion	None	
I/O Ports	Programmable I/O ports	CMOS I/O ports: 68 (selectable pull-up resistors)     N-channel open drain ports: 3	
Interrupts		<ul> <li>Interrupt vectors: 70</li> <li>External interrupt inputs: 14 (NMI, INT × 5, key input × 8)</li> <li>Interrupt priority levels: 7</li> </ul>	
Watchdod Limer		15-bit timer × 1 (with prescaler) Automatic reset start function selectable	
DMA	DMAC	<ul> <li>4 channels, cycle steal mode</li> <li>Trigger sources: 43</li> <li>Transfer modes: 2 (single transfer, repeat transfer)</li> </ul>	

Table 1.3	Specifications for the 80-Pin Package (1/	2)
-----------	---	----

ltem	Function	Description			
	Timer A	16-bit timer x 5 Timer mode x 5 Event counter mode, one-shot timer mode, pulse width modulation (PWM) mode x 3 Event counter two-phase pulse signal processing (two-phase encoder input) x 2 Programmable output mode x 1			
	Timer B	16-bit timer × 6 Timer mode × 6 Event counter mode, pulse period measurement mode, pulse width measurement mode × 5			
Timers	Three-phase motor control timer functions	None			
	Real-time clock	<ul> <li>Count: second, minute, hour, day of the week, month, year</li> <li>Periodic interrupt: 0.25 s, 0.5 s</li> <li>Automatic correction function</li> </ul>			
	PWM function	8 bits x 2			
	Remote control signal receiver	<ul> <li>2 circuits</li> <li>4 wave pattern matchings (differentiate wave pattern for headers, data 0, data 1, and special data)</li> <li>6-byte receive buffer (1 circuit only)</li> <li>Operating frequency of 32 kHz</li> </ul>			
Serial nterface	UART0 to UART2, UART5	Clock synchronous/asynchronous × 3 channels I <sup>2</sup> C-bus, IEBus <sup>(1)</sup> , special mode 2 Clock asynchronous × 1 channel I <sup>2</sup> C-bus, IEBus <sup>(1)</sup> , SIM			
	SI/O3, SI/O4	Clock synchronization only × 2 channels (SI/O3 is used for transmission only)			
Multi-maste	r I <sup>2</sup> C-bus Interface	1 channel			
CEC Function	ons <sup>(3)</sup>	CEC transmit/receive, arbitration lost detection, ACK automatic output, operation frequency of 32 kHz			
A/D Conver	ter	10-bit resolution × 26 channels, including sample and hold function Conversion time: 2.15 $\mu s$			
D/A Conver	ter	8-bit resolution × 2 circuits			
CRC Calcul	ator	CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ ), CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ ) compliant			
Flash Memory		<ul> <li>Erase/write power supply voltage: 2.7 to 5.5 V</li> <li>Erase/write cycles: 1,000 times (program ROM 1, program ROM 2), 10,000 times (data flash)</li> <li>Program security: ROM code protect, ID code check</li> </ul>			
Debug Fund	ctions	On-chip debug, on-board flash rewrite, address match interrupt × 4			
Operation F	requency/Supply Voltage	5 MHz/VCC1 = 1.8 to 5.5 V 20 MHz/VCC1 = 2.7 to 5.5 V			
Current Cor	nsumption	Described in 31. "Electrical Characteristics"			
Operating T	emperature	-20°C to 85°C, -40°C to 85°C <sup>(2)</sup>			
		80-pin LQFP: PLQP0080KB-A (Previous package code: 80P6Q-A)			

#### Table 1.4 Specifications for the 80-Pin Package (2/2)

Notes:

1. IEBus is a registered trademark of NEC Electronics Corporation.

2. See Table 1.5 "Product List" for the operating temperature.

3. The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI). HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

#### 1.3 Product List

Table 1.5 lists product information. Figure 1.1 shows the Part No., with Memory Size and Package, and Figure 1.2 and Figure 1.3 shows the Marking Diagram (Top View).

#### Table 1.5 Product List

As of September 2009

	F	ROM Capacit	у	RAM					
Part No.	Program ROM 1	Program ROM 2	Data flash	Capacity Package Code		Remarks			
R5F363A6NFA					PRQP0100JD-B				
R5F363A6NFB					PLQP0100KB-A	Operating temperature			
R5F363A6NLG (D)					PTLG0100KA-A	-20°C to 85°C			
R5F363B6NFE	128 KB	16 KB	4 KB × 2 blocks	12 KB	PLQP0080KB-A				
R5F363A6DFA					PRQP0100JD-B	Operating			
R5F363A6DFB					PLQP0100KB-A	temperature			
R5F363B6DFE					PLQP0080KB-A	-40°C to 85°C			
R5F363AENFA					PRQP0100JD-B				
R5F363AENFB					PLQP0100KB-A	Operating temperature			
R5F363AENLG (D)			4 KB		PTLG0100KA-A	-20°C to 85°C			
R5F363BENFE	256 KB	16 KB	× 2 blocks	ocks 20 KB	PLQP0080KB-A				
R5F363AEDFA					PRQP0100JD-B	Operating			
R5F363AEDFB					PLQP0100KB-A	temperature			
R5F363BEDFE					PLQP0080KB-A	-40°C to 85°C			
R5F363AKNFA					PRQP0100JD-B	<sup>3</sup> Operating			
R5F363AKNFB					PLQP0100KB-A	temperature			
R5F363AKNLG (D)	384 KB	16 KB	16 KB	16 KB	16 KB	4 KB	31 KB	PTLG0100KA-A	-20°C to 85°C
R5F363AKDFA						TOTE	× 2 blocks	01112	PRQP0100JD-B
R5F363AKDFB					PLQP0100KB-A	-40°C to 85°C			
R5F363AMNFA					PRQP0100JD-B	Operating			
R5F363AMNFB					PLQP0100KB-A	temperature			
R5F363AMNLG (D)	512 KB	16 KB	4 KB	31 KB	PTLG0100KA-A	-20°C to 85°C			
R5F363AMDFA			× 2 blocks		PRQP0100JD-B	Operating temperature			
R5F363AMDFB					PLQP0100KB-A	-40°C to 85°C			

(D): Under development

(P): Planning

Note:

Previous package codes are is as follows: PRQP0100JD-B: 100P6F-A PLQP0100KB-A: 100P6Q-A PTLG0100KA-A: 100F0M PLQP0080KB-A: 80P6Q-A





Figure 1.1 Part No., with Memory Size and Package








Figure 1.3 Marking Diagram (Top View) (2/2)

#### 1.4 **Block Diagram**

Figure 1.4 and Figure 1.5 show block diagrams.




Figure 1.4 Block Diagram for the 100-Pin Package





Figure 1.5 Block Diagram for the 80-Pin Package

#### 1.5 Pin Assignments

Figure 1.6 to Figure 1.9 show pin assignments. Table 1.6 to Table 1.9 list pin names.






Figure 1.7 Pin Assignment for the 100-Pin Package




Figure 1.8 Pin Assignment for the 100-Pin Package

F	Pin No	).				I/O Pin	for Peripheral Function		İ
		•				<i>"</i> от "			Bus Control
FA	FB	LG	Control Pin	Port	Interrupt	Timer	Serial interface	A/D converter, D/A converter	Pin
1	99	B2		P9_6			SOUT4	ANEX1	
2	100	A2		 P9_5			CLK4	ANEX0	
3	1	A1		P9_4		TB4IN/PWM1		DA1	
4	2	E4		P9_3		TB3IN/PWM0		DA0	
5	3	B1		P9_2		TB2IN/PMC0	SOUT3		
6	4	D3		P9_1		TB1IN/PMC1	SIN3		
7	5	C2		P9_0		TB0IN	CLK3		
8	6	C1	BYTE						
9	7	D2	CNVSS						
10	8	D1	XCIN	P8_7					
11	9	E3	XCOUT	P8_6					
12	10	E2	RESET						
13	11	E1	XOUT						
14	12	F3	VSS						
15	13	F2	XIN						
16	14	F1	VCC1						
17	15	G2		P8_5	NMI	SD	CEC		
18	16	F5		P8_4	INT2	ZP			
19	17	G3		P8_3	INT1				
20	18	G1		P8_2	<b>INTO</b>				
21	19	F4		P8_1		TA4IN/U	CTS5/RTS5		
22	20	H1		P8_0		TA4OUT/U	RXD5/SCL5		
23	21	H2		P7_7		TA3IN	CLK5		
24	22	G4		P7_6		TA3OUT	TXD5/SDA5		
25	23	H3		P7_5		TA2IN/W			
26	24	J1		P7_4		TA2OUT/W			
27	25	J2		P7_3		TA1IN/V	CTS2/RTS2		
28	26	K1		P7_2		TA1OUT/V	CLK2		
29	27	K2		P7_1		TA0IN/TB5IN	RXD2/SCL2/SCLMM		
30	28	J3		P7_0		TA0OUT	TXD2/SDA2/SDAMM		
31	29	H4		P6_7			TXD1/SDA1		
32	30	K3		P6_6			RXD1/SCL1		
33	31	G5		P6_5			CLK1		
34	32	J4		P6_4			CTS1/RTS1/CTS0/ CLKS1		
35	33	K4		P6_3			TXD0/SDA0		
36	34	H5		P6_2			RXD0/SCL0		
37	35	J5		P6_1			CLK0		
38	36	K5		P6_0		TRHO	CTS0/RTS0	<u> </u>	
39	37	G6	CLKOUT	P5_7			0100/11100		RDY
40	38	H6		P5_6				<u> </u>	ALE
40	39	J6		P5_0					HOLD
41	39 40	J6 К6		P5_5 P5_4					
									HLDA
43	41	H7		P5_3					BCLK
44	42	J7		P5_2					RD
45	43	K7		P5_1					WRH/BHE
46	44	K8		P5_0					WRL/WR
47	45	G7		P4_7		PWM1	TXD7/SDA7		CS3
48	46	J8		P4_6		PWM0	RXD7/SCL7		CS2
49	47	H8		P4_5			CLK7		CS1
50	48	G8		P4_4			CTS7/RTS7		CS0

 Table 1.6
 Pin Names for the 100-Pin Package (1/2)

								tion	1
	Pin No		Control			I/O Pin f	or Peripheral Fund	tion	
FA	FB	LG	Pin	Port	Interrupt	Timer	Serial interface	A/D converter, D/A converter	Bus Control Pin
51	49	K9		P4_3					A19
52	50	K10		P4_2					A18
53	51	J10		P4_1					A17
54	52	J9		P4_0					A16
55	53	H9		P3_7					A15
56	54	H10		P3_6					A14
57	55	F6		P3_5					A13
58	56	F7		P3_4					A12
59	57	G9		P3_3					A11
60	58	G10		P3_2					A10
61	59	F8	1/000	P3_1					A9
62 63	60 61	F9 F10	VCC2						
63 64	62	E8	VSS	P3_0					A8, [A8/D7]
65	63	E9	000	P2_7				AN2_7	A7, [A7/D7], [A7/D6]
66	64	E9 E10		P2_7 P2_6				AN2_7 AN2_6	A6, [A6/D6], [A6/D5]
67	65	E10		P2_0 P2_5	INT7			AN2_6 AN2_5	A6, [A6/D6], [A6/D5] A5, [A5/D5], [A5/D4]
68	66 67	D7 D8		P2_4 P2_3	INT6			AN2_4 AN2_3	A4, [A4/D4], [A4/D3]
69 70	68	D8 D10		P2_3 P2_2				AN2_3 AN2_2	A3, [A3/D3], [A3/D2] A2, [A2/D2], [A2/D1]
70	69	D10		P2_2 P2_1				AN2_2 AN2_1	A2, [A2/D2], [A2/D1] A1, [A1/D1], [A1/D0]
72	70	C10		P2_0				AN2_0	A0, [A0/D0], A0
73	71	C9		P1_7	INT5	IDU			D15
74	72	E6		P1_6	INT3	IDU			D13
74	73	B9		P1_5		IDV			D14
75	73	Б9 B10		P1_5 P1_4	INT3	IDV			D13 D12
76	74	A10		P1_4 P1_3			TXD6/SDA6		D12 D11
78	76	A10		P1_2			RXD6/SCL6		D10
79	77	C8		P1_1			CLK6		D10
80	78	C7		P1_0			CTS6/RTS6		D8
81	79	A8		P0_7			0130/1130	AN0_7	D7
82	80	B8		P0_6				AN0_6	D6
83	81	D6		P0_5				AN0_5	D5
84	82	B7		P0_4				AN0_4	D4
85	83	A7		P0_3				AN0_3	D3
86	84	B6		 P0_2				 AN0_2	D2
87	85	C6		P0_1				AN0_1	D1
88	86	E5		P0_0				AN0_0	D0
89	87	D5		P10_7	KI3			AN7	
90	88	A6		P10_6	KI2			AN6	
91	89	B5		P10_5	KI1			AN5	
92	90	A5		 P10_4	KIO			AN4	
93	91	C5		P10_3	KI7			AN3	
94	92	B4		P10_2	KI6			AN2	
95	93	A4		P10_1	KI5			AN1	
96	94	C4	AVSS		13		+	/	
97	95	D4	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	P10_0	KI4			AN0	
98	96	A3	VREF	1.10_0	1/14			/	
99	97	B3	AVCC						
100	98	C3		P9_7			SIN4	ADTRG	
100	55	- 55		/				AD HIG	

Table 1.7Pin Names for the 100-Pin Package (2/2)




Figure 1.9 Pin Assignment for the 80-Pin Package

			I/O Pin for Peripheral Function							
Pin No.	Control Pin	Port	Interrupt	Timer	Serial interface	A/D converter, D/A converter				
1		P9_5			CLK4	ANEX0				
2		P9_4		TB4IN/PWM1		DA1				
3		P9_3		TB3IN/PWM0		DA0				
4		P9_2		TB2IN/PMC0	SOUT3					
5		P9_0		TB0IN	CLK3					
6	CNVSS									
7	XCIN	P8_7								
8	XCOUT	P8_6								
9	RESET									
10	XOUT									
11	VSS									
12	XIN									
13	VCC1									
14		P8_5	NMI		CEC					
15		P8_4	ĪNT2	ZP						
16		P8_3	INT1							
17		P8_2	<b>INTO</b>							
18		P8_1		TA4IN	CTS5/RTS5					
19		P8_0		TA4OUT	RXD5/SCL5					
20		P7_7		TA3IN	CLK5					
21		P7_6		TA3OUT	TXD5/SDA5					
22		P7_1		TA0IN/TB5IN	RXD2/SCL2/SCLMM					
23		P7_0		TA0OUT	TXD2/SDA2/SDAMM					
24		P6_7			TXD1/SDA1					
25		P6_6			RXD1/SCL1					
26		P6_5			CLK1					
27		P6_4			CTS1/RTS1/CTS0/ CLKS1					
28		P6_3			TXD0/SDA0					
29		P6_2			RXD0/SCL0					
30		P6_1			CLK0					
31		P6_0		TRHO	CTS0/RTS0					
32	CLKOUT	P5_7								
33		P5_6								
34		P5_5								
35		P5_4								
36		P5_3								
37		P5_2								
38		P5_1								
39		P5_0								
40		P4_3								

#### Table 1.8Pin Names for the 80-Pin Package (1/2)

Pin No.

41

42

Control Pin

5	age (2/2)		
	I/O Pii	n for Peripheral Function	
	Timer	Serial interface	A/D converter, D/A converter

Table 1.9Pin Names for the 80-Pin Package (2/2)

Port

P4\_2

P4\_1

Interrupt

43		P4_0			
44		P3_7			
45		P3_6			
46		P3_5			
47		P3_4			
48		P3_3			
49		P3_2			
50		P3_1			
51		P3_0			
52		P2_7			AN2_7
53		P2_6			AN2_6
54		P2_5	ĪNT7		AN2_5
55		P2_4	ĪNT6		AN2_4
56		P2_3			AN2_3
57		P2_2			AN2_2
58		P2_1			AN2_1
59		P2_0			AN2_0
60		P0_7			AN0_7
61		P0_6			AN0_6
62		P0_5			AN0_5
63		P0_4			AN0_4
64		P0_3			AN0_3
65		P0_2			AN0_2
66		P0_1			AN0_1
67		P0_0			AN0_0
68		P10_7	KI3		AN7
69		P10_6	KI2		AN6
70		P10_5	KI1		AN5
71		P10_4	KI0		AN4
72		P10_3	KI7		AN3
73		P10_2	KI6		AN2
74		P10_1	KI5		AN1
75	AVSS				
76		P10_0	KI4		AN0
77	VREF				
78	AVCC				
79		P9_7		SIN4	ADTRG
80		P9_6		SOUT4	ANEX1

#### 1.6 Pin Functions

Signal Name	Pin Name	I/O	Power Supply	
Power supply input	VCC1, VCC2, VSS	Ι	-	Apply 1.8 to 5.5 V to pins VCC1 and VCC2 (VCC1 $\ge$ VCC2) and 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	VCC1	This is the power supply for the A/D and D/A converters. Connect the AVCC pin to VCC1, and connect the AVSS pin to VSS.
Reset input	RESET	I	VCC1	Driving this pin low resets the MCU.
CNVSS	CNVSS	I	VCC1	Input pin to switch processor modes. After a reset, to start operating in single-chip mode, connect the CNVSS pin to VSS via a resistor. To start operating in microprocessor mode, connect the pin to VCC1.
External data bus width select input	BYTE	I	VCC1	Input pin to select the data bus of the external area. The data bus is 16 bits when it is low, and 8 bits when it is high. This pin must be fixed either high or low. Connect the BYTE pin to VSS in single-chip mode.
	D0 to D7	I/O	VCC2	Inputs or outputs data (D0 to D7) while accessing an external area with a separate bus.
	D8 to D15	I/O	VCC2	Inputs or outputs data (D8 to D15) while accessing an external area with a 16-bit separate bus.
	A0 to A19	0	VCC2	Outputs address bits A0 to A19.
	A0/D0 to A7/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A0 to A7) by timesharing, while accessing an external area with an 8-bit multiplexed bus.
	A1/D0 to A8/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A1 to A8) by timesharing, while accessing an external area with a 16-bit multiplexed bus.
	$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$	0	VCC2	Outputs chip-select signals $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ to specify an external area.
Bus control pins	WRL/WR WRH/BHE RD	0	VCC2	<ul> <li>Outputs WRL, WRH, (WR, BHE), and RD signals. WRL and WRH can be switched with BHE and WR.</li> <li>WRL, WRH, and RD selected</li> <li>If the external data bus is 16 bits, data is written to an even address in an external area when WRL is driven low. Data is written to an odd address when WRH is driven low. Data is read when RD is driven low.</li> <li>WR, BHE, and RD selected</li> <li>Data is written to an external area when WRH is driven low. Data is written to an external area when WRH is driven low. Data is read when RD is driven low.</li> <li>WR, BHE, and RD selected</li> <li>Data is written to an external area when RD is driven low. An odd address is accessed when BHE is driven low. Select</li> <li>WR, BHE, and RD when using an 8-bit external data bus.</li> </ul>
	ALE	0	VCC2	Outputs ALE signal to latch address.
	HOLD	I	VCC2	The MCU is placed in a hold state while the HOLD pin is driven low.
	HLDA	0	VCC2	In a hold state, HLDA outputs a low-level signal.
	RDY	I	VCC2	The MCU bus is placed in a wait state while the $\overline{\text{RDY}}$ pin is driven low.

Table 1.10Pin Functions for the 100-Pin Package (1/3)

Power supply: VCC2 is used to supply power to the external bus associated pins. The dual power supply configuration allows VCC2 to interface at a different voltage than VCC1.

Signal Name	Pin Name	I/O	Power Supply	Description		
Main clock input	XIN	Ι	VCC1	I/O for the main clock oscillator. Connect a ceramic resonator or crystal between pins XIN and XOUT. <sup>(1)</sup>		
Main clock output	XOUT	0	VCC1	Input an external clock to XIN pin and leave XOUT pin open.		
Sub clock input	XCIN	Ι	VCC1	I/O for a sub clock oscillator. Connect a crystal between XCIN pin and XCOUT pin. <sup>(1)</sup> Input an		
Sub clock output	XCOUT	0	VCC1	external clock to XCIN pin and leave XCOUT pin open.		
BCLK output	BCLK	0	VCC2	Outputs the BCLK signal.		
Clock output	CLKOUT	0	VCC2	Outputs a clock with the same frequency as fC, f1, f8, or f32.		
INT interrupt input	INTO to INT2	Ι	VCC1	Input for the INT interrupt.		
nar interrupt input	INT3 to INT7	Ι	VCC2			
NMI interrupt input	NMI	Ι	VCC1	Input for the NMI interrupt.		
Key input interrupt input	$\overline{KI0}$ to $\overline{KI7}$	I	VCC1	Input for the key input interrupt.		
	TA0OUT to TA4OUT	I/O	VCC1	I/O for timers A0 to A4 (TA0OUT is N-channel open drain output).		
Timer A	TA0IN to TA4IN	Ι	VCC1	Input for timers A0 to A4.		
	ZP	Ι	VCC1	Input for Z-phase.		
Timer B	TB0IN to TB5IN	I	VCC1	Input for timers B0 to B5.		
	U, $\overline{U}$ , V, $\overline{V}$ , W, $\overline{W}$	0	VCC1	Output for the three-phase motor control timer.		
Three-phase motor control timer	SD	Ι	VCC1	Forced cutoff input.		
	IDU, IDV, IDW	Ι	VCC2	Input for the position data.		
Real-time clock output	TRHO	0	VCC1	Output for the real-time clock.		
PWM output	PWM0, PWM1	0	VCC1, VCC2	PWM output.		
Remote control signal receiver input	PMC0, PMC1	I	VCC1	Input for the remote control signal receiver.		
	CTS0 to CTS2, CTS5	I	VCC1	Input pins to control data transmission.		
	CTS6, CTS7	I	VCC2			
	RTS0 to RTS2, RTS5	0	VCC1	Output pins to control data reception.		
	RTS6, RTS7	0	VCC2			
Serial interface	CLK0 to CLK2, CLK5	I/O	VCC1	Transmit/receive clock I/O.		
UART0 to UART2,	CLK6, CLK7	I/O	VCC2	]		
UART5 to UART7	RXD0 to RXD2, RXD5	I	VCC1	Serial data input.		
	RXD6, RXD7	I	VCC2			
	TXD0 to TXD2, TXD5	0	VCC1	Serial data output. <sup>(2)</sup>		
	TXD6, TXD7	0	VCC2			
	CLKS1	0	VCC1	Output for the transmit/receive clock multiple-pin output function.		

Notes:

1. Contact the oscillator manufacturer regarding the oscillation characteristics.

2. TXD2, SDA2, and SCL2 are N-channel open drain output pins. TXDi, SDAi, and SCLi can be selected as CMOS output pins or N-channel open drain output pins (i = 0, 1, 5 to 7).

Signal Name	Pin Name	I/O	Power Supply	Description		
UART0 to	SDA0 to SDA2, SDA5	I/O	VCC1	Serial data I/O for I <sup>2</sup> C mode.		
UART2, UART5 to	SDA6, SDA7	I/O	VCC2			
UART7 I <sup>2</sup> C mode	SCL0 to SCL2, SCL5	I/O	VCC1	Transmit/receive clock I/O for I <sup>2</sup> C mode.		
	SCL6, SCL7	I/O	VCC2			
Serial	CLK3, CLK4	I/O	VCC1	Transmit/receive clock I/O.		
interface	SIN3, SIN4	I	VCC1	Serial data input.		
SI/O3, SI/O4	SOUT3, SOUT4	0	VCC1	Serial data output.		
Multi-master	SDAMM	I/O	VCC1	Serial data I/O (N-channel open drain output).		
I <sup>2</sup> C-bus interface	SCLMM	I/O	VCC1	Transmit/receive clock I/O (N-channel open drain output).		
CEC I/O	CEC	I/O	VCC1	CEC I/O (N-channel open drain output).		
Reference voltage input	VREF	I	VCC1	Reference voltage input for the A/D and D/A converters.		
	AN0 to AN7	Ι	VCC1			
A/D	AN0_0 to AN0_7 AN2_0 to AN2_7	Ι	VCC2	Analog input for the A/D converter.		
converter	ADTRG	Ι	VCC1	External A/D trigger input.		
	ANEX0, ANEX1	Ι	VCC1	Extended analog input for the A/D converter.		
D/A converter	DA0, DA1	0	VCC1	Output for the D/A converter.		
I/O ports	P0_0 to P0_7 P1_0 to P1_7 P2_0 to P2_7 P3_0 to P3_7 P4_0 to P4_7 P5_0 to P5_7	I/O	VCC2	8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units.		
	P6_0 to P6_7 P7_0 to P7_7 P8_0 to P8_7 P9_0 to P9_7 P10_0 to P10_7	I/O	VCC1	8-bit I/O ports having equivalent functions to P0. However, P7_0, P7_1, and P8_5 are N-channel open drain output ports. No pull-up resistor is provided. P8_5 is an input port for verifying the $\overline{\text{NMI}}$ pin level and shares a pin with $\overline{\text{NMI}}$ .		

 Table 1.12
 Pin Functions for the 100-Pin Package (3/3)

Signal Name	Pin Name	I/O	Power Supply	Description		
Power supply input	VCC1, VSS	Ι	-	Apply 1.8 to 5.5 V to the VCC1 pin and 0 V to the VSS pin.		
Analog power supply input	AVCC, AVSS	I	VCC1	This is the power supply for the A/D and D/A converters. Connect the AVCC pin to VCC1, and connect the AVSS pin to VSS.		
Reset input	RESET		VCC1	Driving this pin low resets the MCU.		
CNVSS	CNVSS	I	VCC1	Input pin to switch processor modes. After a reset, to start operating in single-chip mode, connect the CNVSS pin to VSS via a resistor.		
Main clock input	XIN	Ι	VCC1	I/O pins for the main clock oscillator. Connect a ceramic		
Main clock output	XOUT	0	VCC1	resonator or crystal between pins XIN and XOUT. <sup>(1)</sup> Input an external clock to XIN pin and leave XOUT pin open.		
Sub clock input	XCIN	I	VCC1	I/O pins for a sub clock oscillator. Connect a crystal between		
Sub clock output	XCOUT	0	VCC1	XCIN pin and XCOUT pin. <sup>(1)</sup> Input an external clock to XCIN pin and leave XCOUT pin open.		
Clock output	CLKOUT	0	VCC1	Outputs a clock with the same frequency as fC, f1, f8, or f32.		
INT interrupt input	$\overline{\text{INT0}}$ to $\overline{\text{INT2}}$	Ι	VCC1	Input for the $\overline{INT}$ interrupt.		
	INT6, INT7	Ι	VCC1			
NMI interrupt input	NMI	Ι	VCC1	Input for the $\overline{\rm NMI}$ interrupt.		
Key input interrupt input	$\overline{KI0}$ to $\overline{KI7}$	Ι	VCC1	Input for the key input interrupt.		
	TA0OUT, TA3OUT, TA4OUT	I/O	VCC1	I/O for timers A0, A3, and A4 (TA0OUT is N-channel open drain output).		
Timer A	TAOIN, TA3IN, TA4IN	I	VCC1	Input for timers A0, A3, and A4.		
	ZP	Ι	VCC1	Input for Z-phase.		
Timer B	TB0IN, TB2IN to TB5IN	I	VCC1	Input for timers B0, and B2 to B5.		
Real-time clock output	TRHO	0	VCC1	Output for the real-time clock.		
PWM output	PWM0, PWM1	0	VCC1	PWM output.		
Remote control signal receiver input	PMC0	I	VCC1	Input for the remote control signal receiver.		

Note:

1. Contact the oscillator manufacturer regarding oscillation characteristics.

Signal Name	Pin Name	I/O	Power Supply	Description	
	CTS0, CTS1, CTS5	I	VCC1	Input pins to control data transmission	
	RTS0, RTS1, RTS5	0	VCC1	Output pins to control data reception	
Serial interface UART0 to UART2,	CLK0, CLK1, CLK5	I/O	VCC1	Transmit/receive clock I/O.	
UART5	RXD0 to RXD2, RXD5	I	VCC1	Serial data input.	
	TXD0 to TXD2, TXD5	0	VCC1	Serial data output. <sup>(1)</sup>	
	CLKS1	0	VCC1	Output for the transmit/receive clock multiple-pin output function.	
UART0 to UART2, UART5	SDA0 to SDA2, SDA5	I/O	VCC1	Serial data I/O for I <sup>2</sup> C mode.	
I <sup>2</sup> C mode	SCL0 to SCL2, SCL5	I/O	VCC1	Transmit/receive clock I/O for I <sup>2</sup> C mode.	
	CLK3, CLK4	I/O	VCC1	Transmit/receive clock I/O.	
Serial interface SI/O3, SI/O4	SIN4	Ι	VCC1	Serial data input.	
0//03, 0//04	SOUT3, SOUT4	0	VCC1	Serial data output.	
Multi-master I <sup>2</sup> C-bus	SDAMM	I/O	VCC1	Serial data I/O (N-channel open drain output).	
interface	SCLMM	I/O	VCC1	Transmit/receive clock I/O (N-channel open drain output).	
CEC I/O	CEC	I/O	VCC1	CEC I/O (N-channel open drain output).	
Reference voltage input	VREF	I	VCC1	Reference voltage input for the A/D and D/A converters.	
	AN0 to AN7	I	VCC1	Analog input for the A/D converter.	
A/D converter	AN0_0 to AN0_7 AN2_0 to AN2_7	I	VCC1		
	ADTRG	I	VCC1	Input for an external A/D trigger.	
	ANEX0, ANEX1	I	VCC1	Extended analog input for the A/D converter.	
D/A converter	DA0, DA1	0	VCC1	Output for the D/A converter.	
I/O ports	P0_0 to P0_7 P2_0 to P2_7 P3_0 to P3_7 P5_0 to P5_7 P6_0 to P6_7 P8_0 to P8_7 P10_0 to P10_7	I/O	VCC1	8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units. P8_5 is an N-channel open drain output port. No pull-up resistor is provided. P8_5 is an input port for verifying the NMI pin level and shares a pin with NMI.	
	P4_0 to P4_3 P7_0, P7_1 P7_6, P7_7 P9_0, P9_2 to P9_7	I/O	VCC1	I/O ports having equivalent functions to P0. However, P7_0 and P7_1 are N-channel open drain output ports. No pull-up resistor is provided.	


Table 1.14Pin Functions for the 80-Pin Package (2/2)

Note:

1. TXD2, SDA2, and SCL2 are N-channel open drain output pins. TXDi (i = 0, 1, 5), SDAi, and SCLi can be selected as CMOS output pins or N-channel open drain output pins.

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of 13 compose a register bank, and there are two register banks.





## 2.1 Data Registers (R0, R1, R2, and R3)

R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic, and logic operations. R0 and R1 can be split into high-order (R0H/R1H) and low-order (R0L/R1L) bits to be used separately as 8-bit data registers.

R0 can be combined with R2, and R3 can be combined with R1 and be used as 32-bit data registers R2R0 and R3R1, respectively.

#### 2.2 Address Registers (A0 and A1)

A0 and A1 are 16-bit registers used for indirect addressing, relative addressing, transfer, arithmetic, and logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register that is used for FB relative addressing.

#### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

#### 2.5 Program Counter (PC)

The PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The USP and ISP stack pointers (SP) are each comprised of 16 bits. The U flag is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

#### 2.8.1 Carry Flag (C Flag)

The C flag retains a carry, borrow, or shift-out bit generated by the arithmetic/logic unit.

## 2.8.2 Debug Flag (D Flag)

The D flag is for debugging only. Set it to 0.

#### 2.8.3 Zero Flag (Z Flag)

The Z flag becomes 1 when an arithmetic operation results in 0. Otherwise, it becomes 0.

#### 2.8.4 Sign Flag (S Flag)

The S flag becomes 1 when an arithmetic operation results in a negative value. Otherwise, it becomes 0.

#### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

## 2.8.6 Overflow Flag (O Flag)

The O flag becomes 1 when an arithmetic operation results in an overflow. Otherwise, it becomes 0.

#### 2.8.7 Interrupt Enable Flag (I Flag)

The I flag enables maskable interrupts.

Maskable interrupts are disabled when the I flag is 0, and enabled when it is 1. The I flag becomes 0 when an interrupt request is accepted.

#### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0. USP is selected when the U flag is 1.

The U flag becomes 0 when a hardware interrupt request is accepted, or the INT instruction of software interrupt number 0 to 31 is executed.

#### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from 0 to 7. If a requested interrupt has higher priority than IPL, the interrupt request is enabled.

#### 2.8.10 Reserved Areas

Only set these bits to 0. The read value is undefined.

# 3. Address Space

#### 3.1 Address Space

The M16C/63 Group has a 1 MB address space from 00000h to FFFFFh. Address space is expandable to 4 MB with the memory area expansion function. Addresses 40000h to BFFFFh can be used as external areas from bank 0 to bank 7. Figure 3.1 shows the Address Space. Areas that can be accessed vary depending on processor mode and the status of each control bit.




Figure 3.1 Address Space

#### 3.2 Memory Map

Special function registers (SFRs) are allocated from address 00000h to 003FFh and from 0D000h to 0D7FFh. Peripheral function control registers are located here. All blank areas within SFRs are reserved. Do not access these areas.

Internal RAM is allocated from address 00400h and higher, with 10 KB of internal RAM allocated from 00400h to 02BFFh. Internal RAM is used not only for data storage, but also for the stack area when subroutines are called or when an interrupt request is accepted.

The internal ROM is flash memory. Three internal ROM areas are available: data flash, program ROM 1, and program ROM 2.

The data flash is allocated from 0E000h to 0FFFFh. This data flash area is mostly used for data storage, but can also store programs.

Program ROM 2 is allocated from 10000h to 13FFFh. Program ROM 1 is allocated from FFFFFh and lower, with the 64-KB program ROM 1 area allocated from address F0000h to FFFFFh.

The special page vectors are allocated from FFE00h to FFFD7h. They are used for the JMPS and JSRS instructions. Refer to the M16C/60, M16C/20, M16C/Tiny Series Software Manual for details.

The fixed vector table for interrupts is allocated from FFFDCh to FFFFFh.

The 256 bytes beginning with the start address set in the INTB register compose the relocatable vector table for interrupts.

Figure 3.2 shows the Memory Map.




Figure 3.2 Memory Map


#### 3.3 Accessible Area in Each Mode


Areas that can be accessed vary depending on processor mode and the status of each control bit. Figure 3.3 shows the Accessible Area in Each Mode.

In single-chip mode, the SFRs, internal RAM, and internal ROM can be accessed.

In memory expansion mode, the SFRs, internal RAM, internal ROM, and external areas can be accessed. Address space is expandable to 4 MB with the memory area expansion function.

In microprocessor mode, the SFRs, internal RAM, and external areas can be accessed. Address space is expandable to 4 MB with the memory area expansion function. Allocate ROM to the fixed vector table from FFFDCh to FFFFFh.





X: Undefined

# 4. Special Function Registers (SFRs)

#### 4.1 SFRs

An SFR is a control register for a peripheral function. Table 4.1 to Table 4.15 list SFR information.

Address	Register	Symbol	Reset Value
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	0000 0000b (CNVSS pin is low) 0000 0011b (CNVSS pin is high) <sup>(2)</sup>
0005h	Processor Mode Register 1	PM1	0000 1000b
0006h	System Clock Control Register 0	CM0	0100 1000b
0007h	System Clock Control Register 1	CM1	0010 0000b
0008h	Chip Select Control Register	CSR	01h
0009h	External Area Recovery Cycle Control Register	EWR	XXXX XX00b
000Ah	Protect Register	PRCR	00h
000Bh	Data Bank Register	DBR	00h
000Ch	Oscillation Stop Detection Register	CM2	0X00 0010b <sup>(3)</sup>
000Dh			
000Eh			
000Fh			
0010h	Program 2 Area Control Register	PRG2C	XXXX XX00b
0011h	External Area Wait Control Expansion Register	EWC	00h
0012h	Peripheral Clock Select Register	PCLKR	0000 0011b
0013h	Sub Clock Division Control Register	SCM0	XXXX X000b
0014h			
0015h	Clock Prescaler Reset Flag	CPSRF	0XXX XXXXb
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
0017h			
0018h	Reset Source Determine Register	RSTFR	XX00 001Xb (hardware reset) (4)
0019h	Voltage Detector 2 Flag Register	VCR1	0000 1000b <sup>(2)</sup>
001Ah	Voltage Detector Operation Enable Register	VCR2	000X 0000b <sup>(2, 5)</sup> 001X 0000b <sup>(2, 6)</sup>
001Bh	Chip Select Expansion Control Register	CSE	00h
001Ch	-		
001Dh			
001Eh	Processor Mode Register 2	PM2	XX00 0X01b
001Fh	-	1	1

#### Table 4.1SFR Information (1/16) (1)

Notes:

1. The blank areas are reserved. No access is allowed.

2. Software reset, watchdog timer reset, oscillator stop detect reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect the following bits and registers: the VCR1 register, the VCR2 register, and bits PM01 and PM00 in the PM0 register.

3. Oscillator stop detect reset does not affect bits CM20, CM21, and CM27.

4. The state of bits in the RSTFR register depends on the reset type.

5. This is the reset value when the LVDAS bit of address OFS1 is 1 during hardware reset.

6. This is the reset value after voltage monitor 0 reset, power-on reset, and when the LVDAS bit of address OFS1 is 0 during hardware reset.

X: Undefined

Address	Register	Symbol	Reset Value
0020h			
0021h			
0022h	40 MHz On-Chip Oscillator Control Register 0	FRA0	XXXX XX00b
0023h			
0024h			
0025h			
0026h	Voltage Monitor Function Select Register	VWCE	00h
0027h			
0028h	Voltage Detector 1 Level Select Register	VD1LS	0000 1010b <sup>(5)</sup>
0029h			
002Ah	Voltage Monitor 0 Control Register	VW0C	1100 XX10b <sup>(2, 3)</sup> 1100 XX11b <sup>(2, 4)</sup>
002Bh	Voltage Monitor 1 Control Register	VW1C	1000 1X10b <sup>(6)</sup> 1000 XX10b <sup>(2, 7)</sup>
002Ch	Voltage Monitor 2 Control Register	VW2C	1000 0X10b (2)
002Dh			
002Eh			
002Fh			
0030h			
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h			
0042h	INT7 Interrupt Control Register	INT7IC	XX00 X000b
0043h	INT6 Interrupt Control Register	INT6IC	XX00 X000b
0044h	INT3 Interrupt Control Register	INT3IC	XX00 X000b
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
0046h	Timer B4 Interrupt Control Register UART1 Bus Collision Detection Interrupt Control Register	TB4IC U1BCNIC	XXXX X000b
0047h	Timer B3 Interrupt Control Register UART0 Bus Collision Detection Interrupt Control Register	TB3IC U0BCNIC	XXXX X000b
0048h	SI/O4 Interrupt Control Register INT5 Interrupt Control Register	S4IC INT5IC	XX00 X000b
0049h	SI/O3 Interrupt Control Register INT4 Interrupt Control Register	S3IC INT4IC	XX00 X000b
004Ah	UART2 Bus Collision Detection Interrupt Control Register	BCNIC	XXXX X000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXX X000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXX X000b
004Dh	Key Input Interrupt Control Register	KUPIC	XX00 X000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXX X000b
	UART2 Transmit Interrupt Control Register	S2TIC	XXXX X000b

#### Table 4.2 SFR Information (2/16) (1)

Notes:

The blank areas are reserved. No access is allowed. 1.

2. Software reset, watchdog timer reset, oscillator stop detect reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect the following registers or bit: the VW0C register, the VW1C2 bit in the VW1C register, and bits VW2C2 and VW2C3 in the VW2C register.

3. This is the reset value when the LVDAS bit of address OFS1 is 1 during hardware reset

This is the reset value after voltage monitor 0 reset, power-on reset, and when the LVDAS bit of address OFS1 is 0 during hardware reset. 4.

5. This is the reset value after hardware reset, power-on reset, voltage monitor 0 reset, voltage monitor 1 reset, or voltage monitor 2 reset (The value does not change after oscillator detect reset, watchdog timer reset, or software reset.)

This is the reset value after hardware reset, power-on reset, or voltage monitor 0 reset 6.

7. This is the reset value after voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset

Address	Register	Symbol	Reset Value
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXX X000b
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXX X000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXX X000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXX X000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXX X000b
0055h	Timer A0 Interrupt Control Register	TAOIC	XXXX X000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
0058h	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00 X000b
005Eh	INT1 Interrupt Control Register	INT1IC	XX00 X000b
005Fh	INT2 Interrupt Control Register	INT2IC	XX00 X000b
0060h	· · · ·		
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h	DMA2 Interrupt Control Register	DM2IC	XXXX X000b
006Ah	DMA3 Interrupt Control Register	DM3IC	XXXX X000b
	UART5 Bus Collision Detection Interrupt Control Register	U5BCNIC	
006Bh	CEC1 Interrupt Control Register	CEC1IC	XXXX X000b
00605	UART5 Transmit Interrupt Control Register	S5TIC	VVVV VAAAL
006Ch	CEC2 Interrupt Control Register	CEC2IC	XXXX X000b
006Dh	UART5 Receive Interrupt Control Register	S5RIC	XXXX X000b
006Eh	UART6 Bus Collision Detection Interrupt Control Register	U6BCNIC	XXXX X000b
300LII	Real-Time Clock Periodic Interrupt Control Register	RTCTIC	
006Fh	UART6 Transmit Interrupt Control Register	S6TIC	XXXX X000b
	Real-Time Clock Alarm Interrupt Control Register	RTCCIC	
0070h	UART6 Receive Interrupt Control Register	S6RIC	XXXX X000b
0071h	UART7 Bus Collision Detection Interrupt Control Register	U7BCNIC	XXXX X000b
	Remote Control Signal Receiver 0 Interrupt Control Register	PMC0IC	
0072h	UART7 Transmit Interrupt Control Register	S7TIC	XXXX X000b
	Remote Control Signal Receiver 1 Interrupt Control Register	PMC1IC	
0073h	UART7 Receive Interrupt Control Register	S7RIC	XXXX X000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh	I2C-bus Interface Interrupt Control Register	IICIC	XXXX X000b
007Ch	SCL/SDA Interrupt Control Register	SCLDAIC	XXXX X000b
007Dh			
007Dh 007Eh 007Fh			

#### Table 4.3SFR Information (3/16) (1)

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
0180h	DMA0 Source Pointer	SAR0	XXh
0181h			XXh
0182h			0Xh
0183h			
0184h	DMA0 Destination Pointer	DAR0	XXh
0185h			XXh
0186h			0Xh
0187h			
0188h	DMA0 Transfer Counter	TCR0	XXh
0189h			XXh
018Ah			
018Bh			
018Ch	DMA0 Control Register	DM0CON	0000 0X00b
018Dh			
018Eh			
018Fh			
0190h	DMA1 Source Pointer	SAR1	XXh
0191h			XXh
0192h			0Xh
0193h			
0194h	DMA1 Destination Pointer	DAR1	XXh
0195h			XXh
0196h			0Xh
0197h			
0198h	DMA1 Transfer Counter	TCR1	XXh
0199h			XXh
019Ah			
019Bh			
019Ch	DMA1 Control Register	DM1CON	0000 0X00b
019Dh			
019Eh			
019Fh			2011
01A0h	DMA2 Source Pointer	SAR2	XXh
01A1h	4		XXh
01A2h			0Xh
01A3h	DMAQ Destination Deleter	DADO	XXI-
01A4h	DMA2 Destination Pointer	DAR2	XXh
01A5h			XXh
01A6h			0Xh
01A7h	DMA2 Transfer Counter	тора	YYh
01A8h	DMA2 Transfer Counter	TCR2	XXh
01A9h			XXh
01AAh			
01ABh	DMA2 Control Degister	DM000N	
01ACh	DMA2 Control Register	DM2CON	0000 0X00b
01ADh			
01AEh			
01AFh			

Table 4.4	SFR Information (4/16) <sup>(1)</sup>
-----------	---------------------------------------

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
01B0h	DMA3 Source Pointer	SAR3	XXh
01B1h			XXh
01B2h			0Xh
01B3h			
01B4h	DMA3 Destination Pointer	DAR3	XXh
01B5h			XXh
01B6h			0Xh
01B7h			
01B8h	DMA3 Transfer Counter	TCR3	XXh
01B9h			XXh
01BAh			
01BBh			
01BCh	DMA3 Control Register	DM3CON	0000 0X00b
01BDh			
01BEh			
01BFh			
01C0h	Timer B0-1 Register	TB01	XXh
01C1h			XXh
01C2h	Timer B1-1 Register	TB11	XXh
01C3h			XXh
01C4h	Timer B2-1 Register	TB21	XXh
01C5h			XXh
01C6h	Pulse Period/Pulse Width Measurement Mode Function Select Register 1	PPWFS1	XXXX X000b
01C7h			
01C8h	Timer B Count Source Select Register 0	TBCS0	00h
01C9h	Timer B Count Source Select Register 1	TBCS1	X0h
01CAh			
01CBh	Timer AB Division Control Register 0	TCKDIVC0	0000 X000b
01CCh			
01CDh			
01CEh			
01CFh			
01D0h	Timer A Count Source Select Register 0	TACS0	00h
01D1h	Timer A Count Source Select Register 1	TACS1	00h
01D2h	Timer A Count Source Select Register 2	TACS2	X0h
01D3h			
01D4h	16-Bit Pulse Width Modulation Mode Function Select Register	PWMFS	0XX0 X00Xb
01D5h	Timer A Waveform Output Function Select Register	TAPOFS	XXX0 0000b
01D6h			
01D7h			10000
01D8h	Timer A Output Waveform Change Enable Register	TAOW	XXX0 X00Xb
01D9h		TRAG	201
01DAh	Three-Phase Protect Control Register	TPRC	00h
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			

Table 4.5	SFR Information (5/16) <sup>(1)</sup>
-----------	---------------------------------------

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
01E0h	Timer B3-1 Register	TB31	XXh
01E1h			XXh
01E2h	Timer B4-1 Register	TB41	XXh
01E3h			XXh
01E4h	Timer B5-1 Register	TB51	XXh
01E5h			XXh
01E6h	Pulse Period/Pulse Width Measurement Mode Function Select Register 2	PPWFS2	XXXX X000b
01E7h			
01E8h	Timer B Count Source Select Register 2	TBCS2	00h
01E9h	Timer B Count Source Select Register 3	TBCS3	X0h
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	PMC0 Function Select Register 0	PMC0CON0	00h
01F1h	PMC0 Function Select Register 1	PMC0CON1	00XX 0000b
01F2h	PMC0 Function Select Register 2	PMC0CON2	0000 00X0b
01F3h	PMC0 Function Select Register 3	PMC0CON3	00h
01F4h	PMC0 Status Register	PMC0STS	00h
01F5h	PMC0 Interrupt Source Select Register	PMC0INT	00h
01F6h	PMC0 Compare Control Register	PMC0CPC	XXX0 X000b
01F7h	PMC0 Compare Data Register	PMC0CPD	00h
01F8h	PMC1 Function Select Register 0	PMC1CON0	XXX0 X000b
01F9h	PMC1 Function Select Register 1	PMC1CON1	XXXX 0X00b
01FAh	PMC1 Function Select Register 2	PMC1CON2	0000 00X0b
01FBh	PMC1 Function Select Register 3	PMC1CON3	00h
01FCh	PMC1 Status Register	PMC1STS	X000 X00Xb
01FDh	PMC1 Interrupt Source Select Register	PMC1INT	X000 X00Xb
01FEh			
01FFh			
0200h			
0201h			
0202h			
0203h			
0204h			
0205h	Interrupt Source Select Register 3	IFSR3A	00h
0206h	Interrupt Source Select Register 2	IFSR2A	00h
0207h	Interrupt Source Select Register	IFSR	00h
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh	Address Match Interrupt Enable Register	AIER	XXXX XX00b
020Fh	Address Match Interrupt Enable Register 2	AIER2	XXXX XX00b

#### Table 4.6SFR Information (6/16) (1)

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
0210h	Address Match Interrupt Register 0	RMAD0	00h
0211h			00h
0212h			X0h
0213h			
0214h	Address Match Interrupt Register 1	RMAD1	00h
0215h			00h
0216h			X0h
0217h			
0218h	Address Match Interrupt Register 2	RMAD2	00h
0219h			00h
021Ah			X0h
021Bh			
021Ch	Address Match Interrupt Register 3	RMAD3	00h
021Dh	· · · · · · · · · · · · · · · · · · ·		00h
021Eh			X0h
021Eh			
021111			0000 0001b
			(Other than user boot mode)
0220h	Flash Memory Control Register 0	FMR0	0010 0001b
			(User boot mode)
0221h	Flash Memory Control Register 1	FMR1	00X0 XX0Xb
0222h	Flash Memory Control Register 2	FMR2	XXXX 0000b
0223h	Flash Memory Control Register 3	FMR3	XXXX 0000b
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h	Flash Memory Control Register 6	FMR6	XX0X XX00b
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			1
023Eh		le l	1
023Fh		le l	1
Note	1	1	

Table 4.7	SFR Information (7/16) <sup>(1)</sup>
-----------	---------------------------------------

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
0240h			
0241h			
0242h			
0243h			
0244h	UART0 Special Mode Register 4	U0SMR4	00h
0245h	UART0 Special Mode Register 3	U0SMR3	000X 0X0Xb
0246h	UART0 Special Mode Register 2	U0SMR2	X000 0000b
0247h	UART0 Special Mode Register	U0SMR	X000 0000b
0248h	UART0 Transmit/Receive Mode Register	U0MR	00h
0249h	UART0 Bit Rate Register	U0BRG	XXh
024Ah	UART0 Transmit Buffer Register	U0TB	XXh
024Bh			XXh
024Ch	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000b
024Dh	UART0 Transmit/Receive Control Register 1	U0C1	00XX 0010b
024Eh	UART0 Receive Buffer Register	UORB	XXh
024Fh			XXh
0250h	UART Transmit/Receive Control Register 2	UCON	X000 0000b
0251h			
0252h	UART Clock Select Register	UCLKSEL0	X0h
0253h	-		
0254h	UART1 Special Mode Register 4	U1SMR4	00h
0255h	UART1 Special Mode Register 3	U1SMR3	000X 0X0Xb
0256h	UART1 Special Mode Register 2	U1SMR2	X000 0000b
0257h	UART1 Special Mode Register	U1SMR	X000 0000b
0258h	UART1 Transmit/Receive Mode Register	U1MR	00h
0259h	UART1 Bit Rate Register	U1BRG	XXh
025Ah	UART1 Transmit Buffer Register	U1TB	XXh
025Bh			XXh
025Ch	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000b
025Dh	UART1 Transmit/Receive Control Register 1	U1C1	00XX 0010b
025Eh	UART1 Receive Buffer Register	U1RB	XXh
025Fh			XXh
0260h			
0261h			
0262h			
0263h			
0264h	UART2 Special Mode Register 4	U2SMR4	00h
0265h	UART2 Special Mode Register 3	U2SMR3	000X 0X0Xb
0266h	UART2 Special Mode Register 2	U2SMR2	X000 0000b
0267h	UART2 Special Mode Register	U2SMR	X000 0000b
0268h	UART2 Transmit/Receive Mode Register	U2MR	00h
0269h	UART2 Bit Rate Register	U2BRG	XXh
026Ah	UART2 Transmit Buffer Register	U2TB	XXh
026Bh			XXh
026Ch	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000b
026Dh	UART2 Transmit/Receive Control Register 0	U2C1	0000 0010b
026Eh	UART2 Receive Buffer Register	U2RB	XXh
026Fh		02110	XXh

# Table 4.8SFR Information (8/16) (1)

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
0270h	SI/O3 Transmit/Receive Register	S3TRR	XXh
0271h			
0272h	SI/O3 Control Register	S3C	0100 0000b
0273h	SI/O3 Bit Rate Register	S3BRG	XXh
0274h	SI/O4 Transmit/Receive Register	S4TRR	XXh
0275h	-		
0276h	SI/O4 Control Register	S4C	0100 0000b
0277h	SI/O4 Bit Rate Register	S4BRG	XXh
0278h	SI/O3, 4 Control Register 2	S34C2	00XX X0X0b
0279h			
027Ah			
027Bh			
027Ch			
027Dh			
027Eh			
027Fh			
0280h			
0281h			
0282h			
0283h			
0284h	UART5 Special Mode Register 4	U5SMR4	00h
0285h	UART5 Special Mode Register 3	U5SMR3	000X 0X0Xb
0286h	UART5 Special Mode Register 2	U5SMR2	X000 0000b
0287h	UART5 Special Mode Register	U5SMR	X000 0000b
0288h	UART5 Transmit/Receive Mode Register	U5MR	00h
0289h	UART5 Bit Rate Register	U5BRG	XXh
028Ah	UART5 Transmit Buffer Register	U5TB	XXh
028Bh			XXh
028Ch	UART5 Transmit/Receive Control Register 0	U5C0	0000 1000b
028Dh	UART5 Transmit/Receive Control Register 1	U5C1	0000 0010b
028Eh	UART5 Receive Buffer Register	U5RB	XXh
028Fh			XXh
0290h			
0291h			
0292h			
0293h			
0294h	UART6 Special Mode Register 4	U6SMR4	00h
0295h	UART6 Special Mode Register 3	U6SMR3	000X 0X0Xb
0296h	UART6 Special Mode Register 2	U6SMR2	X000 0000b
0297h	UART6 Special Mode Register	U6SMR	X000 0000b
0298h	UART6 Transmit/Receive Mode Register	U6MR	00h
0299h	UART6 Bit Rate Register	U6BRG	XXh
029Ah	UART6 Transmit Buffer Register	U6TB	XXh
029Bh			XXh
029Ch	UART6 Transmit/Receive Control Register 0	U6C0	0000 1000b
029Dh	UART6 Transmit/Receive Control Register 1	U6C1	0000 0010b
029Eh	UART6 Receive Buffer Register	U6RB	XXh
029Fh			XXh

# Table 4.9SFR Information (9/16) (1)

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
02A0h			
02A1h			
02A2h			
02A3h			
02A4h	UART7 Special Mode Register 4	U7SMR4	00h
02A5h	UART7 Special Mode Register 3	U7SMR3	000X 0X0Xb
02A6h	UART7 Special Mode Register 2	U7SMR2	X000 0000b
02A7h	UART7 Special Mode Register	U7SMR	X000 0000b
02A8h	UART7 Transmit/Receive Mode Register	U7MR	00h
02A9h	UART7 Bit Rate Register	U7BRG	XXh
02AAh	UART7 Transmit Buffer Register	U7TB	XXh
02ABh			XXh
02ACh	UART7 Transmit/Receive Control Register 0	U7C0	0000 1000b
02ADh	UART7 Transmit/Receive Control Register 1	U7C1	0000 0010b
02AEh	UART7 Receive Buffer Register	U7RB	XXh
02AFh			XXh
02B0h	I2C0 Data Shift Register	S00	XXh
02B0h			7741
02B1h	I2C0 Address Register 0	SODO	0000 000Xb
02B2h	I2C0 Control Register 0	S1D0	00h
02B3h 02B4h	I2C0 Clock Control Register	\$120 \$20	00h
02B4h	I2C0 Start/Stop Condition Control Register	S20	0001 1010b
02B5h	I2C0 Control Register 1	S3D0	0011 0000b
	-	S4D0	0011 0000b
02B7h	I2C0 Control Register 2		
02B8h	I2C0 Status Register 0	S10	0001 000Xb
02B9h	I2C0 Status Register 1	S11	XXXX X000b
02BAh	I2C0 Address Register 1	S0D1	0000 000Xb
02BBh	I2C0 Address Register 2	S0D2	0000 000Xb
02BCh			
02BDh			
02BEh			
02BFh			
02C0h to			
02FFh			
0300h	Timer B3/B4/B5 Count Start Flag	TBSR	000X XXXXb
0301h			
0302h	Timer A1-1 Register	TA11	XXh
0303h			XXh
0304h	Timer A2-1 Register	TA21	XXh
0305h			XXh
0306h	Timer A4-1 Register	TA41	XXh
0307h			XXh
0308h	Three-Phase PWM Control Register 0	INVC0	00h
0309h	Three-Phase PWM Control Register 1	INVC1	00h
030Ah	Three-Phase Output Buffer Register 0	IDB0	XX11 1111b
030Bh	Three-Phase Output Buffer Register 1	IDB1	XX11 1111b
030Ch	Dead Time Timer	DTT	XXh
030Dh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
030Eh	Position-Data-Retain Function Control Register	PDRF	XXXX 0000b
030Fh			

# Table 4.10SFR Information (10/16) (1)

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
0310h	Timer B3 Register	TB3	XXh
0311h			XXh
0312h	Timer B4 Register	TB4	XXh
0313h			XXh
0314h	Timer B5 Register	TB5	XXh
0315h			XXh
0316h			
0317h			
0318h	Port Function Control Register	PFCR	0011 1111b
0319h			
031Ah			
031Bh	Timer B3 Mode Register	TB3MR	00XX 0000b
031Ch	Timer B4 Mode Register	TB4MR	00XX 0000b
031Dh	Timer B5 Mode Register	TB5MR	00XX 0000b
031Eh			
031Fh			
0320h	Count Start Flag	TABSR	00h
0321h			
0322h	One-Shot Start Flag	ONSF	00h
0323h	Trigger Select Register	TRGSR	00h
0324h	Up/Down Flag	UDF	00h
0325h			
0326h	Timer A0 Register	TAO	XXh
0327h			XXh
0328h	Timer A1 Register	TA1	XXh
0329h			XXh
032Ah	Timer A2 Register	TA2	XXh
032Bh			XXh
032Ch	Timer A3 Register	TA3	XXh
032Dh			XXh
032Eh	Timer A4 Register	TA4	XXh
032Fh			XXh
0330h	Timer B0 Register	TB0	XXh
0331h			XXh
0332h	Timer B1 Register	TB1	XXh
0333h			XXh
0334h	Timer B2 Register	TB2	XXh
0335h			XXh
0336h	Timer A0 Mode Register	TAOMR	00h
0337h	Timer A1 Mode Register	TA1MR	00h
0338h	Timer A2 Mode Register	TA2MR	00h
0339h	Timer A3 Mode Register	TA3MR	00h
033Ah	Timer A4 Mode Register	TA4MR	00h
033Bh	Timer B0 Mode Register	TB0MR	00XX 0000b
033Ch	Timer B1 Mode Register	TB1MR	00XX 0000b
033Dh	Timer B2 Mode Register	TB2MR	00XX 0000b
033Eh	Timer B2 Special Mode Register	TB2SC	X000 0000b
033Fh			

# Table 4.11 SFR Information (11/16) <sup>(1)</sup>

Note:

1. The blank areas are reserved. No access is allowed.

X: Undefined

Address	Register	Symbol	Reset Value
0340h	Second Data Register	TRHSEC	0000 0000b
0341h	Minute Data Register	TRHMIN	0000 0000b
0342h	Hour Data Register	TRHHR	0000 0000b
0343h	Day-of-the-Week Data Register	TRHWK	0000 0000b
0344h	Date Data Register	TRHDY	0000 0001b
0345h	Month Data Register	TRHMON	0000 0001b
0346h	Year Data Register	TRHYR	0000 0000b
0347h	Timer RH Control Register	TRHCR	0000 0100b
0348h	Timer RH Count Source Select Register	TRHCSR	0000 1000b
0349h	Clock Error Correction Register	TRHADJ	0000 0000b
034Ah	Timer RH Interrupt Flag Register	TRHIFR	XXX0 0000b
034Bh	Timer RH Interrupt Enable Register	TRHIER	0000 0000b
034Ch	Alarm Minute Register	TRHAMN	0000 0000b
034Dh	Alarm Hour Register	TRHAHR	0000 0000b
034Eh	Alarm Day-of-the-Week Register	TRHAWK	0XXX X000b
034Fh	Timer RH Protect Register	TRHPRC	00XX XXXXb
0350h	CEC Function Control Register 1	CECC1	XXXX X000b
0351h	CEC Function Control Register 2	CECC2	00h
0352h	CEC Function Control Register 3	CECC3	XXXX 0000b
0353h	CEC Function Control Register 4	CECC4	00h
0354h	CEC Flag Register	CECFLG	00h
0355h	CEC Interrupt Source Select Register	CISEL	00h
0356h	CEC Transmit Buffer Register 1	CCTB1	00h
0357h	CEC Transmit Buffer Register 2	CCTB2	XXXX XX00b
0358h	CEC Receive Buffer Register 1	CCRB1	00h
0359h	CEC Receive Buffer Register 2	CCRB2	XXXX X000b
035Ah	CEC Receive Follower Address Set Register 1	CRADRI1	00h
035Bh	CEC Receive Follower Address Set Register 2	CRADRI2	00h
035Ch			
035Dh			
035Eh			
035Fh			
0360h	Pull-Up Control Register 0	PUR0	00h
0361h	Pull-Up Control Register 1	PUR1	0000 0000b <sup>(2)</sup> 0000 0010b
0362h	Pull-Up Control Register 2	PUR2	00h
0363h			
0364h			
0365h			
0366h	Port Control Register	PCR	0000 0XX0b
0367h			
0368h			
0369h	NMI/SD Digital Filter Register	NMIDF	XXXX X000b
036Ah			
036Bh			
036Ch			
036Dh			
036Eh			
036Fh			

#### **Table 4.12** SFR Information (12/16) <sup>(1)</sup>

Notes:

The blank areas are reserved. No access is allowed. 1. 2.

Values after hardware reset, power-on reset, or voltage monitor 0 reset are as follows:

- 00000000b when a low-level signal is input to the CNVSS pin

- 00000010b when a high-level signal is input to the CNVSS pin

Values after voltage monitor 1 reset, voltage monitor 2 reset, software reset, watchdog timer reset, or oscillation stop detect reset are as follows: - 00000000b when bits PM01 and PM00 in the PM0 register are 00b (single-chip mode).

- 00000010b when bits PM01 and PM00 in the PM0 register are 01b (memory expansion mode) or 11b (microprocessor mode).

X: Undefined

Address	Register	Symbol	Reset Value
0370h	PWM Control Register 0	PWMCON0	00h
0371h			
0372h	PWM0 Prescaler	PWMPRE0	00h
0373h	PWM0 Register	PWMREG0	00h
0374h	PWM1 Prescaler	PWMPRE1	00h
0375h	PWM1 Register	PWMREG1	00h
0376h	PWM Control Register 1	PWMCON1	00h
0377h			
0378h			
0379h			
037Ah			
037Bh			
037Ch	Count Source Protection Mode Register	CSPR	00h <sup>(2)</sup>
037Dh	Watchdog Timer Refresh Register	WDTR	XXh
037Eh	Watchdog Timer Start Register	WDTS	XXh
037Fh	Watchdog Timer Control Register	WDC	00XX XXXXb
0380h			
0381h			
0382h			
0383h			
0384h			
0385h			
0386h			
0387h			
0388h			
0389h			
038Ah			
038Bh			
038Ch			
038Dh			
038Eh			
038Fh			
0390h	DMA2 Source Select Register	DM2SL	00h
0391h			
0392h	DMA3 Source Select Register	DM3SL	00h
0393h			
0394h			
0395h			
0396h			
0397h			
0398h	DMA0 Source Select Register	DM0SL	00h
0399h			
039Ah	DMA1 Source Select Register	DM1SL	00h
039Bh			
039Ch			
039Dh			
039Eh			
039Fh			

Table 4.13	SFR In	nformation	(13/16)	(1)
------------	--------	------------	---------	-----

Notes:

The blank areas are reserved. No access is allowed.

1. 2. When the CSPROINI bit in the OFS1 address is 0, the reset value is 1000000b.

Address	Register	Symbol	Reset Value
03A0h			
03A1h			
03A2h	Open-Circuit Detection Assist Function Register	AINRST	XX00 XXXXb
03A3h			
03A4h			
03A5h			
03A6h			
03A7h			
03A8h			
03A9h			
03AAh			
03ABh			
03ACh			
03ADh			
03AEh			
03AFh			
03B0h			
03B1h			
03B2h			
03B3h			
03B4h	SFR Snoop Address Register	CRCSAR	XXXX XXXXb
03B5h			00XX XXXXb
03B6h	CRC Mode Register	CRCMR	0XXX XXX0b
03B7h			
03B8h			
03B9h			
03BAh			
03BBh			
03BCh	CRC Data Register	CRCD	XXh
03BDh			XXh
03BEh	CRC Input Register	CRCIN	XXh
03BFh			
03C0h			XXXX XXXXb
03C1h	A/D Register 0	AD0	0000 00XXb
03C2h	A/D Register 1	AD1	XXXX XXXXb
03C3h			0000 00XXb
03C4h	A/D Register 2	AD2	XXXX XXXXb
03C5h			0000 00XXb
03C6h	A/D Register 3	AD3	XXXX XXXXb
03C7h			0000 00XXb
03C8h	A/D Register 4	AD4	XXXX XXXXb
03C9h			0000 00XXb
03CAh	A/D Register 5	AD5	XXXX XXXXb
03CBh		700	0000 00XXb
03CBh	A/D Register 6	AD6	XXXX XXXXb
03CCh 03CDh		ADO	0000 00XXb
03CDh 03CEh	A/D Register 7	AD7	XXXX XXXXb
		AD7	
03CFh			0000 00XXb

# Table 4.14 SFR Information (14/16) <sup>(1)</sup>

Note:

1. The blank areas are reserved. No access is allowed.

Address	Register	Symbol	Reset Value
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	0000 X00Xb
03D5h			
03D6h	A/D Control Register 0	ADCON0	0000 0XXXb
03D7h	A/D Control Register 1	ADCON1	0000 0000b
03D8h	D/A0 Register	DA0	00h
03D9h			
03DAh	D/A1 Register	DA1	00h
03DBh			
03DCh	D/A Control Register	DACON	XXXX XX00b
03DDh			
03DEh			
03DFh			
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00h
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h	Ŭ Ŭ		
03F6h	Port P10 Direction Register	PD10	00h
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FEh			
03FFh			
0400h to			
D07Fh			

# Table 4.15 SFR Information (15/16) <sup>(1)</sup>

Note:

1. The blank areas are reserved. No access is allowed.

X: Undefined

Address	Register	Symbol	Reset Value
D080h	PMC0 Header Pattern Set Register (Min)	PMC0HDPMIN	0000 0000b
D081h			XXXX X000b
D082h	PMC0 Header Pattern Set Register (Max)	PMC0HDPMAX	0000 0000b
D083h			XXXX X000b
D084h	PMC0 Data 0 Pattern Set Register (Min)	PMC0D0PMIN	0000 0000b
D085h	PMC0 Data 0 Pattern Set Register (Max)	PMC0D0PMAX	00h
D086h	PMC0 Data 1 Pattern Set Register (Min)	PMC0D1PMIN	0000 0000b
D087h	PMC0 Data 1 Pattern Set Register (Max)	PMC0D1PMAX	00h
D088h	PMC0 Measurements Register	PMC0TIM	00h
D089h			00h
D08Ah	PMC0 Counter Value Register	PMC0BC	00h
D08Bh			00h
D08Ch	PMC0 Receive Data Store Register 0	PMC0DAT0	00h
D08Dh	PMC0 Receive Data Store Register 1	PMC0DAT1	00h
D08Eh	PMC0 Receive Data Store Register 2	PMC0DAT2	00h
D08Fh	PMC0 Receive Data Store Register 3	PMC0DAT3	00h
D090h	PMC0 Receive Data Store Register 4	PMC0DAT4	00h
D091h	PMC0 Receive Data Store Register 5	PMC0DAT5	00h
D092h	PMC0 Receive Bit Count Register	PMC0RBIT	XX00 0000b
D093h			
D094h	PMC1 Header Pattern Set Register (Min)	PMC1HDPMIN	0000 0000b
D095h			XXXX X000b
D096h	PMC1 Header Pattern Set Register (Max)	PMC1HDPMAX	0000 0000b
D097h			XXXX X000b
D098h	PMC1 Data 0 Pattern Set Register (Min)	PMC1D0PMIN	00h
D099h	PMC1 Data 0 Pattern Set Register (Max)	PMC1D0PMAX	00h
D09Ah	PMC1 Data 1 Pattern Set Register (Min)	PMC1D1PMIN	00h
D09Bh	PMC1 Data 1 Pattern Set Register (Max)	PMC1D1PMAX	00h
D09Ch	PMC1 Measurements Register	PMC1TIM	00h
D09Dh	1		00h
D09Eh	PMC1 Counter Value Register	PMC1BC	00h
D09Fh	1		00h

# Table 4.16 SFR Information (16/16) <sup>(1)</sup>

Note:

1. The blank areas are reserved. No access is allowed.

# 4.2 Notes on SFRs

### 4.2.1 Register Settings

Table 4.17 lists Registers with Write-Only Bits and registers whose function differs between reading and writing. Set these registers with immediate values. When establishing the next value by altering the existing value, write the existing value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.

Register	Symbol	Address
Watchdog Timer Refresh Register	WDTR	037Dh
Watchdog Timer Start Register	WDTS	037Eh
Timer A0 Register	TA0	0327h to 0326h
Timer A1 Register	TA1	0329h to 0328h
Timer A2 Register	TA2	032Bh to 032Ah
Timer A3 Register	TA3	032Dh to 032Ch
Timer A4 Register	TA4	032Fh to 032Eh
Timer A1-1 Register	TA11	0303h to 0302h
Timer A2-1 Register	TA21	0305h to 0304h
Timer A4-1 Register	TA41	0307h to 0306h
Three-Phase Output Buffer Register 0	IDB0	030Ah
Three-Phase Output Buffer Register 1	IDB1	030Bh
Dead Time Timer	DTT	030Ch
Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	030Dh
UART0 Bit Rate Register	U0BRG	0249h
UART1 Bit Rate Register	U1BRG	0259h
UART2 Bit Rate Register	U2BRG	0269h
UART5 Bit Rate Register	U5BRG	0289h
UART6 Bit Rate Register	U6BRG	0299h
UART7 Bit Rate Register	U7BRG	02A9h
UART0 Transmit Buffer Register	U0TB	024Bh to 024Ah
UART1 Transmit Buffer Register	U1TB	025Bh to 025Ah
UART2 Transmit Buffer Register	U2TB	026Bh to 026Ah
UART5 Transmit Buffer Register	U5TB	028Bh to 028Ah
UART6 Transmit Buffer Register	U6TB	029Bh to 029Ah
UART7 Transmit Buffer Register	U7TB	02ABh to 02AAh
SI/O3 Bit Rate Register	S3BRG	0273h
SI/O4 Bit Rate Register	S4BRG	0277h
I2C0 Control Register 1	S3D0	02B6h
I2C0 Status Register 0	S10	02B8h

Table 4.17 Registers with Write-Only Bits

# 5. Protection

# 5.1 Introduction

In the event that a program runs out of control, this function protects the important registers listed below so that they will not be rewritten easily.

# 5.2 Register

#### Table 5.1 Registers

ſ	Address	Register	Symbol	Reset Value
	000Ah	Protect Register	PRCR	00h

# 5.2.1 Protect Register (PRCR)

7 b6 b5 b4 b3 b2 b1 b0	Symbol	Addr	ess After Rese	ət
	PRCR	000	Ah 00h	
	Bit Symbol	Bit Name	Function	RW
	PRC0	Protect bit 0	Enable write to registers CM0, CM1, CM2, PCLKR, SCM0, PCLKSTP1, and FRA0 0 : Write protected 1 : Write enabled	RW
	PRC1	Protect bit 1	Enable write to registers PM0, PM1, PM2, TB2SC, INVC0, and INVC1 0 : Write protected 1 : Write enabled	RW
	PRC2	Protect bit 2	Enable write to registers PD9, S3C, and S4C 0 : Write protected 1 : Write enabled	RW
	PRC3	Protect bit 3	Enable write to registers VCR2, VWCE, VD1LS, VW0C, VW1C, and VW2C 0 : Write protected 1 : Write enabled	RW
	 (b5-b4)	Reserved bits	Set to 0	RW
     	PRC6	Protect bit 6	Enable write to the PRG2C register 0 : Write protected 1 : Write enabled	RW
	(b7)	Reserved bit	Set to 0	RW

# PRC6, PRC3, PRC1, PRC0 (Protect bits 6, 3, 1, 0) (b6, b3, b1, b0)

When setting bits PRC6, PRC3, PRC1, and PRC0 to 1 (write enabled), the bits remain 1 (write enabled). To change registers protected by these bits, follow these steps:

- (1) Set the PRCi bit to 1. (i = 0, 1, 3, 6)
- (2) Write to the register protected by the PRCi bit.
- (3) Set the PRCi bit to 0 (write protected).

# PRC2 (Protect bit 2) (b2)

After setting the PRC2 bit to 1 (write enabled), by writing to a given SFR, the PRC2 bit becomes 0. Change the registers protected by the PRC2 bit in the next instruction after setting the PRC2 bit to 1. The steps are shown below. Make sure there are no interrupts or DMA transfers between steps (1) and (2).

- (1) Set the PRC2 bit to 1.
- (2) Write to the register protected by the PRC2 bit.

# 5.3 Notes on Protection

After setting the PRC2 bit to 1 (write enabled), by writing to a given SFR, the PRC2 bit becomes 0 (write disabled). Change the registers protected by the PRC2 bit in the next instruction after setting the PRC2 bit to 1. Make sure there are no interrupts or DMA transfers between the instruction that sets the PRC2 bit to 1 and the next instruction.

# 6. Resets

# 6.1 Introduction

The following resets can be used to reset the MCU: hardware reset, power-on reset, voltage monitor 0 reset, voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, and software reset.

Table 6.1 lists the Types of Resets, Figure 6.1 shows the Reset Circuit Block Diagram, and Table 6.2 lists the I/O Pins.

Reset Name	Trigger
Hardware reset	A low-level signal is applied to the RESET pin.
Power-on reset	The rise in voltage on VCC1
Voltage monitor 0 reset	The drop in voltage on VCC1 (reference voltage: Vdet0)
Voltage monitor 1 reset	The drop in voltage on VCC1 (reference voltage: Vdet1)
Voltage monitor 2 reset	The drop in voltage on VCC1 (reference voltage: Vdet2)
Oscillator stop detect reset	A stop in the main clock oscillator is detected.
Watchdog timer reset	The watchdog timer underflows.
Software reset	Setting the PM03 bit in the PM0 register to 1

# Table 6.1 Types of Resets




Figure 6.1 Reset Circuit Block Diagram

Pin	I/O	Function
RESET	Input	Hardware reset input
VCC1	Input	Power input. The power-on reset, voltage monitor 0 reset, voltage monitor 1 reset, and voltage monitor 2 reset are generated by monitoring VCC1.
XIN	Input	Main clock input. The oscillator stop detect reset is generated by monitoring the main clock.

#### Table 6.2 I/O Pins

#### 6.2 Registers

Refer to 7. "Voltage Detector" for registers used with the voltage monitor 0 reset, voltage monitor 1 reset, and voltage monitor 2 reset. Refer to 15. "Watchdog Timer" for registers used with the watchdog timer reset. Refer to 8.7 "Oscillator Stop/Restart Detect Function" for registers used with the oscillator stop detect reset.

#### Table 6.3 Registers

Address	Register	Symbol	Reset Value
0004h	Processor Mode Register 0	PM0	0000 0000b (CNVSS pin is low) 0000 0011b (CNVSS pin is high)
0018h	Reset Source Determine Register	RSTFR	XX00 001Xb (hardware reset) (1)

Note:

1. When not using the cold/warm start discrimination flag in hardware reset.

# 6.2.1 Processor Mode Register 0 (PM0)

Processor Mod	le Regist	er 0		
b7 b6 b5 b4 b3 b2 b1 b0	Symbol PM0	Address 0004h	After Reset 0000 0000b (CNVSS pin is lov 0000 0011b (CNVSS pin is hig	
	Bit Symbol	Bit Name	Function	RW
	PM00	Processor mode bit	b1 b0 0 0 : Single-chip mode 0 1 : Memory expansion mode	RW
	PM01		1 0 : Do not set 1 1 : Microprocessor mode	RW
	PM02	R/W mode select bit	0 : RD, BHE, WR 1 : RD, WRH, WRL	RW
	PM03	Software reset bit	Setting this bit to 1 resets the MCU. When read, the read value is 0.	RW
	PM04	Multiplexed bus space select	<ul> <li>b5 b4</li> <li>0 0 : Multiplexed bus is not used (separate bus in the entire CS space)</li> </ul>	RW
	PM05	bit	<ul> <li>1 : Allocated to CS2 space</li> <li>0 : Allocated to CS1 space</li> <li>1 : Allocated to the entire CS space</li> </ul>	RW
	PM06	Port P4_0 to P4_3 function select bit	0 : Address output 1 : Port function (address is not output)	RW
	PM07	BCLK output disable bit	0 : BCLK is output 1 : BCLK is not output (pin becomes high-impedance)	RW

Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).

The software reset, watchdog timer reset, oscillator stop detect reset, voltage monitor 1 reset, and voltage monitor 2 reset have no effect on bits PM01 and PM00.

### PM03 (Software reset bit) (b3)

A software reset is generated by setting the PM03 bit to 1.

# 6.2.2 Reset Source Determine Register (RSTFR)

b6 b5 b4 b3 b2 b1 b0				
	Symbol RSTFR	Address 0018h		Reset ſable 6.4.
	Bit Symbol	Bit Name	Function	RW
	CWR	Cold start-up/warm start-up discrimination flag	0 : Cold start 1 : Warm start	RW
	HWR	Hardware reset detection flag	0 : Not detected 1 : Detected	RO
	SWR	Software reset detection flag	0 : Not detected 1 : Detected	RO
	WDR	Watchdog timer reset detect flag	0 : Not detected 1 : Detected	RO
	LVD1R	Voltage monitor 1 reset detection flag	0 : Not detected 1 : Detected	RO
	LVD2R	Voltage monitor 2 reset detection flag	0 : Not detected 1 : Detected	RO
L	OSDR	Oscillator stop detect reset detect flag	0 : Not detected 1 : Detected	RW
	(b7)	Reserved bit	If necessary, set to 0. When read, the read value is undefined.	RW

#### Table 6.4 RSTFR Register Reset Value

Reset	Bits in the RSTFR Register							
Resel	OSDR	LVD2R	LVD1R	WDR	SWR	HWR	CWR	
Hardware reset	No change	0	0	0	0	1	No change	
Power-on reset	0	0	0	0	0	0	0	
Voltage monitor 0 reset	0	0	0	0	0	0	0	
Voltage monitor 1 reset	0	0	1	0	0	0	No change	
Voltage monitor 2 reset	0	1	0	0	0	0	No change	
Oscillator stop detect reset	1	0	0	0	0	0	No change	
Watchdog timer reset	0	0	0	1	0	0	No change	
Software reset	0	0	0	0	1	0	No change	

CWR (Cold/warm start discrimination flag) (b0)

Conditions to become 0:

Power-on

• Power-on reset, voltage monitor 0 reset

- Condition to become 1:
  - Setting this bit to 1

OSDR (Oscillator stop detect reset detection flag) (b6) This bit can be set to 0. Setting it to 1 has no effect.

# 6.3 Optional Function Select Area

In the optional function select area, the MCU state after reset and the function to prevent rewrite in parallel I/O mode are selected.

The optional function select area is not an SFR, and therefore cannot be rewritten by a program. Set an appropriate value when writing a program to flash memory. The entire optional function select area becomes FFh when the block including the optional function select area is erased.

In blank products, the OFS1 address value is FFh when shipped. After a value is written by the user, this register takes on the written value. In programmed products, the OFS1 address is the value set in the user program prior to shipping.

Selection using the optional function select area can be used in single-chip mode or memory expansion mode. The option function select area cannot be used in microprocessor mode. Clear the internal ROM before using the MCU in microprocessor mode.

# 6.3.1 Optional Function Select Address 1 (OFS1)

7 b6 b5 b4 b	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Symbo OFS1	Addre FFFF	
		Bit Symbol	Bit Name	Function
		WDTON	Watchdog timer start select bit	<ul><li>0 : Watchdog timer starts automatically after reset</li><li>1 : Watchdog timer is stopped after reset</li></ul>
		(b1)	Reserved bit	Set to 1.
		ROMCR	ROM code protect cancel bit	0 : ROM code protection cancelled 1 : ROMCP1 bit enabled
	<u> </u>	ROMCP1	ROM code protect bit	0 : ROM code protection enabled 1 : ROM code protection disabled
		(b4)	Reserved bit	Set to 1.
		VDSEL1	Vdet0 select bit 1	0 : Vdet0_2 1 : Vdet0_0
		LVDAS	Voltage detector 0 start bit	0 : Voltage monitor 0 reset enabled after hardware reset 1 : Voltage monitor 0 reset disabled after hardware reset
		CSPROINI	After-reset count source protection mode select bit	0 : Count source protection mode enabled after reset 1 : Count source protection mode disabled after reset

WDTON (Watchdog timer start select bit) (b0) CSPROINI (After-reset count source protection mode select bit) (b7)

These bits select the state of the watchdog timer after reset.

Set the WDTON bit to 0 (watchdog timer starts automatically after reset) when setting the CSPROINI bit to 0 (count source protection mode enabled after reset).

Refer to 15. "Watchdog Timer" for details on the watchdog timer and count source protection mode.

# ROMCR (ROM code protect cancel bit) (b2) ROMCP1 (ROM code protect bit) (b3)

These bits prevent the flash memory from being read or changed in parallel I/O mode.

### Table 6.5 ROM Code Protection

Bit Se	ROM Code Protection	
ROMCR bit	ROMCP1 bit	
0	0	Cancelled
0	1	Cancelleu
1	0	Enabled
1	1	Cancelled

# VDSEL1 (Vdet0 select bit 1) (b5)

Set this bit to 0 (Vdet0 is 2.85 V) when using the power-on reset or voltage monitor 0 reset. Refer to 6.4.10 "Cold/Warm Start Discrimination".

This bit is enabled in single-chip mode, while disabled in boot mode.

### LVDAS (Voltage detector 0 start bit) (b6)

Set this bit to 0 (voltage monitor 0 reset enabled after hardware reset) when using the power-on reset. This bit is enabled in single-chip mode, while disabled in boot mode.

# 6.4 Operations

### 6.4.1 Status after Reset

The status of SFRs after reset depends on the reset type. See the Reset Value column in 4. "Special Function Registers (SFRs)". Table 6.6 lists the Pin Status When  $\overline{\text{RESET}}$  Pin Level is Low, Figure 6.2 shows the CPU Register Status after Reset, and Figure 6.3 shows the Reset Sequence.

		Stat	us <sup>(1)</sup>	
Pin	Single-chip	Microprocessor mode (CN	VSS = VCC1, P5_5 = high)	Boot mode
Name	mode (CNVSS = VSS)	BYTE = VSS	BYTE = VCC1	(CNVSS = VCC1, P5_5 = low, P5_0 = high)
P0	Input port	Data input	Data input	Input port
P1	Input port	Data input	Input port	Input port
P2, P3, P4_0 to P4_3	Input port	Address output (undefined)	Address output (undefined)	Input port
P4_4	Input port	CS0 output (high level is output)	CS0 output (high level is output)	Input port
P4_5 to P4_7	Input port	Input port (pulled high)	Input port (pulled high)	Input port
P5_0	Input port	WR output (high level is output)	WR output (high level is output)	CE input <sup>(2)</sup>
P5_1	Input port	BHE output (undefined)	BHE output (undefined)	Input port
P5_2	Input port	RD output (high level is output)	RD output (high level is output)	Input port
P5_3	Input port	BCLK output	BCLK output	Input port
P5_4	Input port	HLDA output (the output value depends on the input to the HOLD pin)	HLDA output (the output value depends on the input to the HOLD pin)	Input port
P5_5	Input port	HOLD input <sup>(2)</sup>	HOLD input <sup>(2)</sup>	EPM input <sup>(3)</sup>
P5_6	Input port	ALE output (low level is output)	ALE output (low level is output)	Input port
P5_7	Input port	RDY input	RDY input	Input port
P6 to P10	Input port	Input port	Input port	Input port

Table 6.6	Pin Status When RESET Pin Level is Low
-----------	--

Notes:

1. These two columns show the valid pin state when the internal power supply voltage has stabilized after power on. The pin state is undefined until the internal power supply voltage stabilizes.

- 2. Input a high-level signal.
- 3. Input a low-level signal.




Figure 6.2 CPU Register Status after Reset




Figure 6.3 Reset Sequence

### 6.4.2 Hardware Reset

This reset is triggered by the  $\overrightarrow{\text{RESET}}$  pin. When the power supply voltage meets the recommended operating conditions, the MCU resets the pins, CPU, and SFRs when a low-level signal is applied to the  $\overrightarrow{\text{RESET}}$  pin.

When changing the signal applied to the RESET pin from low to high, the MCU executes the program at the address indicated by the reset vector. fOCO-S divided by 8 is automatically selected as the CPU clock after reset.

The HWR bit in the RSTFR register becomes 1 (hardware reset detected) after hardware reset. Refer to 4. "Special Function Registers (SFRs)" for the rest of the SFR states after reset.

The internal RAM is not reset. When a low-level signal is applied to the RESET pin while writing data to the internal RAM, the internal RAM becomes undefined.

The procedures for generating a hardware reset are as follows:


When the power supply is stable

- (1) Apply a low-level signal to the  $\overline{\text{RESET}}$  pin.
- (2) Wait for tw(RSTL).
- (3) Apply a high-level signal to the  $\overline{\text{RESET}}$  pin.

When the power is turned on

- (1) Apply a low-level signal to the  $\overline{\text{RESET}}$  pin.
- (2) Raise the power supply voltage to the recommended operating level.
- (3) Wait for td(P-R) until the internal voltage stabilizes.
- (4) Wait for  $\frac{1}{fOCO-S}$  × 20 cycles.
- (5) Apply a high-level signal to the  $\overline{\text{RESET}}$  pin.

Figure 6.4 shows an Reset Circuit Example.



#### Figure 6.4 Reset Circuit Example

# 6.4.3 **Power-On Reset Function**

The power-on reset function can be used on the system in which VCC1 is Vdet0 or higher.

When the RESET pin is connected to VCC1 via a pull-up resistor, and the VCC1 voltage level rises while the rise gradient is trth or more, the power-on reset function is enabled and the MCU resets the pins, CPU, and SFRs.

When the input voltage to the VCC1 pin reaches Vdet0 or above, the fOCO-S count starts. When the fOCO-S count reaches 32, the internal reset signal becomes high and the MCU executes the program at the address indicated by the reset vector. fOCO-S divided by 8 is automatically selected as the CPU clock after reset.

The CWR bit in the RSTFR register becomes 0 (cold start) after power-on reset. Refer to 4. "Special Function Registers (SFRs)" for the remaining SFR states after reset.

The internal RAM is not reset.

Use the voltage monitor 0 reset together with the power-on reset. Set the LVDAS bit in the OFS1 address to 0 (voltage monitor 0 reset enabled after hardware reset) to use the power-on reset. In this case, the voltage monitor 0 reset is enabled (the VW0C0 bit and bit 6 in the VW0C register are 1 and the VC25 bit in the VCR2 register is 1). Do not set these bits to 0.

Refer to 7. "Voltage Detector" for details of the voltage monitor 0 reset.

Figure 6.5 shows Power-On Reset Circuit and Operation Example. When a capacitor is connected to the RESET pin, always keep voltage to the RESET pin at 0.8 VCC1 or more.




Figure 6.5 Power-On Reset Circuit and Operation Example

### 6.4.4 Voltage Monitor 0 Reset

This reset is triggered by the MCU's on-chip voltage detector 0. The voltage detector 0 monitors the voltage applied to the VCC1 pin (Vdet0).

The MCU resets the pins, CPU, and SFRs when the voltage applied to the VCC1 pin drops to Vdet0 or below.

Then, the fOCO-S count starts when the voltage applied to the VCC1 pin rises to Vdet0 or above. The internal reset signal becomes high after 32 cycles of fOCO-S, and then the MCU executes the program at the address indicated by the reset vector. fOCO-S divided by 8 is automatically selected as the CPU clock after reset.

The CWR bit in the RSTFR register becomes 0 (cold start) after voltage monitor 0 reset. Refer to 4. "Special Function Registers (SFRs)" for the remaining SFR states after reset.

The internal RAM is not reset. When the voltage applied to the VCC1 pin drops to Vdet0 or below while writing data to the internal RAM, the internal RAM becomes undefined.

Refer to 7. "Voltage Detector" for details of the voltage monitor 0 reset.

### 6.4.5 Voltage Monitor 1 Reset

This reset is triggered by the MCU's on-chip voltage detector 1. The voltage detector 1 monitors the voltage applied to the VCC1 pin (Vdet1).

When the VW1C6 bit in the VW1C register is 1 (voltage monitor 1 reset when Vdet1 passage is detected), the MCU resets the pins, CPU, and SFRs when the voltage applied to the VCC1 pin drops to Vdet1 or below. fOCO-S divided by 8 is automatically selected as the CPU clock after reset. After tps + 60 cycles of the CPU clock has elapsed, the MCU executes the program at the address indicated by the reset vector.

The LVD1R bit in the RSTFR register becomes 1 (voltage monitor 1 reset detected) after voltage monitor 1 reset. Some SFRs are not reset at voltage monitor 1 reset. Refer to 4. "Special Function Registers (SFRs)" for details. The processor mode remains unchanged since bits PM01 and PM00 in the PM0 register are not reset.

The internal RAM is not reset.

Refer to 7. "Voltage Detector" for details of the voltage monitor 1 reset.

#### 6.4.6 Voltage Monitor 2 Reset

This reset is triggered by the MCU's on-chip voltage detector 2. Voltage detector 2 monitors the voltage applied to the VCC1 pin (Vdet2).

When the VW2C6 bit in the VW2C register is 1 (voltage monitor 2 reset when Vdet2 passage is detected), the MCU resets the pins, CPU, and SFRs when the voltage applied to the VCC1 pin drops to Vdet2 or below. fOCO-S divided by 8 is automatically selected as the CPU clock after reset. After tps + 60 cycles of the CPU clock has elapsed, the MCU executes the program at the address indicated by the reset vector.

The LVD2R bit in the RSTFR register becomes 1 (voltage monitor 2 reset detected) after voltage monitor 2 reset. Some SFRs are not reset at voltage monitor 2 reset. Refer to 4. "Special Function Registers (SFRs)" for details. The processor mode remains unchanged since bits PM01 and PM00 in the PM0 register are not reset.

The internal RAM is not reset.

Refer to 7. "Voltage Detector" for details of the voltage monitor 2 reset.

# 6.4.7 Oscillator Stop Detect Reset

The MCU resets and stops the pins, CPU, and SFRs when the CM27 bit in the CM2 register is 0 (reset when oscillator stop detected), if it detects that the main clock oscillator has stopped.

The OSDR bit in the RSTFR register becomes 1 (oscillator stop detect reset detected) after oscillator stop detect reset.

Some SFRs are not reset at oscillator stop detect reset. Refer to 4. "Special Function Registers (SFRs)" for details. The processor mode remains unchanged since bits PM01 and PM00 in the PM0 register are not reset.

The internal RAM is not reset. When the main clock oscillator stop is detected while writing data to the internal RAM, the internal RAM becomes undefined.

Oscillator stop detect reset is canceled by hardware reset or voltage monitor 0 reset.

Refer to 8.7 "Oscillator Stop/Restart Detect Function" for details.

### 6.4.8 Watchdog Timer Reset

The MCU resets the pins, CPU, and SFRs when the PM12 bit in the PM1 register is 1 (reset when watchdog timer underflows) and the watchdog timer underflows. Then the MCU executes the program at the address determined by the reset vector. fOCO-S divided by 8 is automatically selected as the CPU clock after reset.

The WDR bit in the RSTFR register becomes 1 (watchdog timer reset detected) after watchdog timer reset. Some SFRs are not reset at watchdog timer reset. Refer to 4. "Special Function Registers (SFRs)" for details. The processor mode remains unchanged since bits PM01 and PM00 in the PM0 register are not reset.

The internal RAM is not reset. When the watchdog timer underflows while writing data to the internal RAM, the internal RAM becomes undefined.

Refer to 15. "Watchdog Timer" for details.

#### 6.4.9 Software Reset

The MCU resets the pins, CPU, and SFRs when the PM03 bit in the PM0 register is 1 (MCU reset). Then the MCU executes the program at the address determined by the reset vector. fOCO-S divided by 8 is automatically selected as the CPU clock after reset.

The SWR bit in the RSTFR register becomes 1 (software reset detected) after software reset. Some SFRs are not reset at software reset. Refer to 4. "Special Function Registers (SFRs)" for details. The processor mode remains unchanged since bits PM01 and PM00 in the PM0 register are not reset. The internal RAM is not reset.

# 6.4.10 Cold/Warm Start Discrimination

The cold/warm start discrimination detects whether or not voltage applied to the VCC1 pin drops to the RAM hold voltage or below. The reference voltage is Vdet0. Therefore, the voltage monitor 0 reset is used for cold/warm start discrimination. Follow 7.4.2.1 "Voltage Monitor 0 Reset" to set the bits related to the voltage monitor 0 reset.

The CWR bit in the RSTFR register is 0 (cold start) when power is turned on. The CWR bit also becomes 0 after power-on reset or voltage monitor 0 reset. The CWR bit becomes 1 (warm start) by writing 1, and remains unchanged at hardware reset, voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.

In the cold/warm start discrimination, the Vdet0 level can be selected by setting the VDSEL1 bit in the OFS1 address.

- When power-on reset or voltage monitor 0 reset is used Set the VDSEL1 bit to 0 (Vdet0 = 2.85 V (Vdet0 2)).
- When neither power-on reset nor voltage monitor 0 reset is used as the user system Set the VDSEL1 bit to 1 (Vdet0 = 1.90 V (Vdet0\_0)). In this case, voltage monitor 0 reset and its cancellation are based on Vdet0\_0. Therefore, execute hardware reset after cancelling the voltage monitor 0 reset.

Figure 6.6 shows the Cold/Warm Start Discrimination Example.





Figure 6.6 Cold/Warm Start Discrimination Example

# 6.5 Notes on Resets

# 6.5.1 Power Supply Rising Gradient

When supplying power to the MCU, make sure that the power supply voltage applied to the VCC1 pin meets the SVCC conditions.

Symbol	Parameter		Standard			Unit
Symbol	Falameter			Тур.	Max.	Unit
	Power supply Vcc1 rising gradient (Voltage range: 0 V to Vcc1 – 0.5 V)	$1.8~V \le VCC1 < 2.2~V$	0.05			V/ms
SVcc	Power supply VCC1 rising gradient (Voltage range: 0 to 2.0 V)	$2.2~V \leq VCC1 \leq 3.6~V$	0.05			V/ms
	Power supply VCC1 rising gradient (Voltage range: 2.0 V to VCC1)	$3.6 \text{ V} < \text{VCC1} \le 5.5 \text{ V}$			5.5	V/ms



#### Figure 6.7 SVCC Timing

#### 6.5.2 Power-On Reset

Use the voltage monitor 0 reset together with the power-on reset. To use the power-on reset, set the LVDAS bit in the OFS1 address to 0 (voltage monitor 0 reset enabled after hardware reset). In this case, the voltage monitor 0 reset is enabled (the VW0C0 bit and bit 6 in the VW0C register are 1, and the VC25 bit in the VCR2 register is 1) after power-on reset. Do not disable these bits.

# 6.5.3 OSDR Bit (Oscillation Stop Detect Reset Detection Flag)

When an oscillation stop detect reset is generated, the MCU is reset and then stopped. This state is canceled by hardware reset or voltage monitor 0 reset.

Note that the OSDR bit in the RSTFR register value is not affected by a hardware reset, but becomes 0 (not detected) from a voltage monitor 0 reset.

# 7. Voltage Detector

# 7.1 Introduction

The voltage detector monitors the voltage applied to the VCC1 pin. This circuit can be programmed to monitor the VCC1 input voltage. Voltage monitor 0 reset, voltage monitor 1 interrupt, voltage monitor 1 reset, voltage monitor 2 interrupt, and voltage monitor 2 reset can also be used.

Table 7.1 lists the Voltage Detector Specifications and Figure 7.1 shows Voltage Detector Block Diagram.

Item		Voltage Detector 0	Voltage Detector 1	Voltage Detector 2
	Voltage to monitor	Vdet0	Vdet1	Vdet2
VCC1 monitor	Detection target	Whether rises through or falls through Vdet0	Whether rises through or falls through Vdet1	Whether rises through or falls through Vdet2
	Monitor	None	VW1C3 bit in the VW1C register	VC13 bit in the VCR1 register
			Whether VCC1 is higher or lower than Vdet1	Whether VCC1 is higher or lower than Vdet2
		Voltage monitor 0 reset	Voltage monitor 1 reset	Voltage monitor 2 reset
Process when voltage is detected	Reset	Reset when Vdet0 > VCC1; restart CPU operation when VCC1 > Vdet0	Reset when Vdet1 > VCC1; restart CPU operation after tps + 60 cycles of fOCO-S divided by 8	Reset when Vdet2 > VCC1; restart CPU operation after tps + 60 cycles of fOCO-S divided by 8
	Interrupt	None	Voltage monitor 1 interrupt	Voltage monitor 2 interrupt
			Interrupt request when Vdet1 > VCC1 and VCC1 > Vdet1 while digital filter is enabled; interrupt request when Vdet1 > VCC1 or VCC1 > Vdet1 while digital filter is disabled	Interrupt request when Vdet2 > VCC1 and VCC1 > Vdet2 while digital filter is enabled; interrupt request when Vdet2 > VCC1 or VCC1 > Vdet2 while digital filter is disabled
Digital filter	Switch enabled/disabled	Available	Available	Available
	Sampling time	(fOCO-S divided by n) × 3 n: 1, 2, 4, 8	(fOCO-S divided by n) × 3 n: 1, 2, 4, 8	(fOCO-S divided by n) × 3 n: 1, 2, 4, 8

 Table 7.1
 Voltage Detector Specifications




Figure 7.1 Voltage Detector Block Diagram

# 7.2 Registers


#### Table 7.2 Registers

Address	Register	Symbol	Reset Value
0019h	Voltage Detector 2 Flag Register	VCR1	0000 1000b <sup>(1, 5)</sup>
001Ah	Voltage Detector Operation Enable Register	VCR2	000X 0000b <sup>(2, 5)</sup>
UUTAI	Voltage Delector Operation Enable Register	VOINZ	001X 0000b <sup>(3, 5)</sup>
0026h	Voltage Monitor Function Select Register	VWCE	00h
0028h	Voltage Detector 1 Level Select Register	VD1LS	0000 1010b <sup>(4, 6)</sup>
002Ah	Voltage Monitor 0 Control Register	VW0C	1100 XX10b <sup>(2, 5)</sup>
002711	Voltage Monitor o Control Register		1100 XX11b <sup>(3, 5)</sup>
002Bh	Voltage Monitor 1 Control Register	VW1C	1000 1X10b <sup>(1)</sup>
002011			1000 XX10b <sup>(7, 8)</sup>
002Ch	Voltage Monitor 2 Control Register	VW2C	1000 0X10b <sup>(8)</sup>

Notes:

- 1. This is the reset value after hardware reset, power-on reset, or voltage monitor 0 reset.
- 2. This is the reset value when the LVDAS bit of address OFS1 is 1 during hardware reset.
- 3. This is the reset value after voltage monitor 0 reset, power-on reset, and when the LVDAS bit of address OFS1 is 0 during hardware reset.
- 4. This is the reset value after hardware reset, power-on reset, voltage monitor 0 reset, voltage monitor 1 reset, or voltage monitor 2 reset.
- 5. The value does not change after voltage monitor1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.
- 6. The value does not change after oscillator stop detect reset, watchdog timer reset, or software reset.
- 7. This is the reset value after voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.
- 8. Bits VW1C2, VW2C2, and VW2C3 are not changed after voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.

# 7.2.1 Voltage Detector 2 Flag Register (VCR1)



This register does not change at voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.

### VC13 (Low-voltage monitor flag) (b3)

The VC13 bit is enabled when the VW12E bit in the VWCE register is 1 (voltage detectors 1 and 2 enabled) and the VC27 bit in the VCR2 register is 1 (voltage detector 2 enabled). Condition to become 0:

- VCC1 < Vdet2 (when the VW12E bit is 1 and the VC27 bit is 1) Conditions to become 1:
  - VCC1  $\geq$  Vdet2 (when the VW12E bit is 1 and the VC27 bit is 1)
  - The VC27 bit in the VCR2 register is 0 (voltage detector 2 disabled)

# 7.2.2 Voltage Detector Operation Enable Register (VCR2)

$     \begin{array}{c cccccccccccccccccccccccccccccccc$			After Reset	
	Symbol	Address	000X 0000b <sup>(1)</sup>	
	VCR2	001Ah	001X 0000b <sup>(2)</sup>	
	Bit Symbol	Bit Name	Function	RW
	 (b3-b0)	Reserved bits	Set to 0	RW
l	(b4)	No register bit. If necessary, s undefined.	set to 0. When read, the read value is	_
	VC25	Voltage detector 0 enable bit	0 : Voltage detector 0 disabled 1 : Voltage detector 0 enabled	RW
	VC26	Voltage detector 1 enable bit	0 : Voltage detector 1 disabled 1 : Voltage detector 1 enabled	RW
	VC27	Voltage detector 2 enable bit	0 : Voltage detector 2 disabled 1 : Voltage detector 2 enabled	RW

Notes:

1. This is the reset value when the LVDAS bit of address OFS1 is 1 during hardware reset

2. This is the reset value after voltage monitor 0 reset, power-on reset, and when the LVDAS bit of address OFS1 is 0 during hardware reset.

# Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting this register. This register does not change at voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect

reset, watchdog timer reset, or software reset.

### VC25 (Voltage detector 0 enable bit) (b5)

To use voltage monitor 0 reset, set the VC25 bit to 1 (voltage detector 0 enabled). After changing the VC25 bit to 1, the detector starts operating when the td(E-A) elapses.

# VC26 (Voltage detector 1 enable bit) (b6)

Voltage detector 1 is enabled when the VW12E bit in the VWCE register is 1 (voltage detectors 1 and 2 enabled) and the VC26 bit is 1 (voltage detector 1 enabled). Set bits VW12E and VC26 to 1 under the following conditions:

- When using voltage monitor 1 interrupt/reset
- When using bits VW1C2 and VW1C3 in the VW1C register

After changing this bit from 0 to 1, the detector will start operating after td(E-A) elapses.


### VC27 (Voltage detector 2 enable bit) (b7)

Voltage detector 2 is enabled when the VW12E bit in the VWCE register is 1 (voltage detectors 1 and 2 enabled) and the VC27 bit is 1 (voltage detector 2 enabled). Set bits VW12E and VC27 to 1 under the following conditions:

- When using voltage monitor 2 interrupt/reset
- When using the VC13 bit in the VCR1 register
- When using the VW2C2 bit in the VW2C register

After changing this bit from 0 to 1, the detector will start operating after td(E-A) elapses.

# 7.2.3 Voltage Monitor Function Select Register (VWCE)




Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting this register.

VW12E Bit (Voltage detectors 1 and 2 enable bit) (b0)

Set this bit to 1 (enabled) to set either or both bits VC26 and VC27 in the VCR2 register to 1 (enabled).

# 7.2.4 Voltage Detector 1 Level Select Register (VD1LS)



Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting this register. This register does not change at watchdog timer reset, oscillation stop detect reset, or software reset. The register value is affected by the VW12E bit in the VWCE register. Table 7.3 lists VD1LS Register Value. After setting a value to this register, by setting the VW12E bit first to 0 and then to 1, the register will revert to the previous setting.

#### Table 7.3 VD1LS Register Value

VW12E Bit	VD1LS Register Value	
0	0000 1010b	
1	Value set in the register (0000 0111b when no value is set)	

### VD1LS3 to VD1LS0 (Vdet1 select bit) (b3 to b0)

When using the voltage detector 1, set the values shown in the above figure. When not using detector 1, the reset values can remain as is.

# 7.2.5 Voltage Monitor 0 Control Register (VW0C)

<u>5 b5 b4 b3 b2 b1 b0</u> 0	Symbol VW0C	Address 002Ah	After Reset 1100 XX10b <sup>(1)</sup> 1100 XX11b <sup>(2)</sup>	
	Bit Symbol	Bit Name	Function	RW
	VW0C0	Voltage monitor 0 reset enable bit	0 : Disabled 1 : Enabled	RW
	VW0C1	Voltage monitor 0 digital filter disable mode select bit	0 : Digital filter enabled 1 : Digital filter disabled	RW
	(b2)	Reserved bit	Set to 0. When read, the read value is undefined.	RW
	(b3)	Reserved bit	When read, the read value is undefined.	RO
	VW0F0	Compling clock coloct hit	b5 b4 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2	RW
<u> </u>	VW0F1	Sampling clock select bit	<ul> <li>0 1 : fOCO-S divided by 2</li> <li>1 0 : fOCO-S divided by 4</li> <li>1 1 : fOCO-S divided by 8</li> </ul>	κw
	 (b7-b6)	Reserved bits	Set to 1	RW

Notes:

1. This is the reset value when the LVDAS bit of address OFS1 is 1 during hardware reset.

2. This is the reset value after voltage monitor 0 reset, power-on reset, and when the LVDAS bit of address OFS1 is 0 during hardware reset.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting to this register. This register is not affected by the voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.

#### VW0C0 (Voltage monitor 0 reset enable bit) (b0)

The VW0C0 bit is enabled when the VC25 bit in the VCR2 register is 1 (voltage detector 0 enabled). Set the VW0C0 bit to 0 (disabled) when the VC25 bit is 0 (voltage detector 0 disabled).

### 7.2.6 Voltage Monitor 1 Control Register (VW1C)

Voltage Monitor	1 Contro	l Register		
	Symbol VW1C	Address 002Bh	After Reset 1000 1X10b (hardware res power-on rese voltage monito 1000 XX10b (voltage monito voltage monito oscillator stop watchdog time software reset	et, or 0 reset) or 1 reset, or 2 reset, detect reset, er reset,
	Bit Symbol	Bit Name	Function	RW
	VW1C0	Voltage monitor 1 interrupt/ reset enable bit	0 : Disabled 1 : Enabled	RW
	VW1C1	Voltage monitor 1 digital filter disable mode select bit	0 : Digital filter enabled 1 : Digital filter disabled	RW
	VW1C2	Voltage change detection flag	0 : Not detected 1 : Vdet1 passage detected	RW
	VW1C3	Voltage detector 1 signal monitor flag	0 : VCC1 < Vdet1 1 : VCC1 ≥ Vdet1 or voltage detector 1 disabled	RO
	VW1F0	Sampling clock select bit	b5 b4 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2	RW
	VW1F1		<ol> <li>1 0 : fOCO-S divided by 4</li> <li>1 1 : fOCO-S divided by 8</li> </ol>	
	VW1C6	Voltage monitor 1 mode select bit	0 : Voltage monitor 1 interrupt at Vdet1 passage 1 : Voltage monitor 1 reset at Vdet1 passage	RW
	VW1C7	Voltage monitor 1 interrupt/ reset generation condition select bit	0 : When VCC1 reaches or goes above Vdet1 1 : When VCC1 reaches or goes below Vdet1	RW

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting this register.

The VW1C2 bit does not change at voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.

The VW1C2 bit may become 1 after rewriting this register is rewritten. Therefore, set the VW1C2 bit to 0 after rewriting this register.

#### VW1C0 (Voltage monitor 1 interrupt/reset enable bit) (b0)

The VW1C0 bit is enabled when the VW12E bit in the VWCE register is 1 (voltage detectors 1 and 2 enabled) and the VC26 bit in the VCR2 register is 1 (voltage detector 1 enabled). Set the VW1C0 bit to 0 (disabled) when the VC26 bit is 0 (voltage detector 1 disabled).

#### VW1C1 (Voltage monitor 1 digital filter disable mode select bit) (b1)

After using voltage monitor 1 interrupt to exit stop mode, to use it again to exit stop mode, set the VW1C1 bit to 0 first, and then to 1.

#### VW1C2 (Voltage change detection flag) (b2)

The VW1C2 bit is enabled when the VC26 bit in the VCR2 register is 1 (voltage detector 1 enabled). This bit does not change even if set to 1.

Condition to become 0:

Setting this bit to 0

Conditions to become 1:

#### Table 7.4 Conditions under Which the VW1C2 Bit Becomes 1

E	Bit Setting <sup>(1)</sup>		Condition	
WV1C1	VW1C6	VW1C7	Condition	
0	0 0 0 or 1		The VW1C3 bit changes from 0 to 1 or from 1 to 0.	
0	1 1		The VW1C3 bit changes from 1 to 0.	
	0 0		The VW1C3 bit changes from 0 to 1.	
1 0 1		1	The VW1C3 bit changes from 1 to 0.	
	1 1		The VW1C3 bit changes from 1 to 0.	

Note:

1. Only set the values listed above.

#### VW1C3 (Voltage detector 1 signal monitor flag) (b3)

The VW1C3 bit is enabled when the VW12E bit in the VWCE register is 1 (voltage detectors 1 and 2 enabled) and the VC26 bit in the VCR2 register is 1 (voltage detector 1 enabled). Condition to become 0:

- VCC1 < Vdet1 (when the VW12E bit is 1 and the VC26 bit is 1) Conditions to become 1:
  - VCC1  $\geq$  Vdet1 (when the VW12E bit is 1 and the VC26 bit is 1)
  - The VC26 bit in the VCR2 register is 0 (voltage detector 1 disabled).

#### VW1C6 (Voltage monitor 1 mode select bit) (b6)

The VW1C6 bit is enabled when the VW1C0 bit is 1 (voltage monitor 1 interrupt/reset enabled).

#### VW1C7 (Voltage monitor 1 interrupt/reset generation condition select bit) (b7)

The voltage monitor 1 interrupt/reset generation condition can be selected by the VW1C7 bit when the VW1C6 bit is 0 (voltage monitor 1 interrupt at Vdet1 passage) and the VW1C1 bit is 1 (digital filter disabled).

When the VW1C6 bit is 1 (voltage monitor 1 reset at Vdet1 passage), set the VW1C7 bit to 1 (when VCC1 reaches Vdet1 or below). (Do not set the VW1C7 bit to 0.)

When the VW1C1 bit is 0 (digital filter enabled), regardless of the VW1C7 bit's setting, the voltage monitor 1 interrupt is generated when VCC1 reaches, or goes above of below Vdet1.

# 7.2.7 Voltage Monitor 2 Control Register (VW2C)

Voltage Monito	r 2 Conti	ol Register		
b7 b6 b5 b4 b3 b2 b1 b0	Symbo VW2C	Address 002Ch	After Reset 1000 0X10b	
	Bit Symbol	Bit Name	Function	RW
	VW2C0	Voltage monitor 2 interrupt/ reset enable bit	0 : Disabled 1 : Enabled	RW
	VW2C1	Voltage monitor 2 digital filter disable mode select bit	0 : Digital filter enabled 1 : Digital filter disabled	RW
	VW2C2	Voltage change detection flag	0 : Not detected 1 : Vdet2 passage detected	RW
	VW2C3	WDT detection flag	0 : Not detected 1 : Watchdog timer underflow detected	RW
	VW2F0	Sampling clock colect hit	b5 b4 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2	RW
	VW2F1	Sampling clock select bit	1 0 : fOCO-S divided by 2 1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8	RVV
	VW2C6	Voltage monitor 2 mode select bit	0 : Voltage monitor 2 interrupt at Vdet2 passage 1 : Voltage monitor 2 reset at Vdet2 passage	RW
	VW2C7	Voltage monitor 2 interrupt/ reset generation condition select bit	0 : When VCC1 reaches or goes above Vdet2 1 : When VCC1 reaches or goes below Vdet2	RW

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW2C register. When rewriting the VW2C register, the VW2C2 bit may become 1. Set the VW2C2 bit to 0 after rewriting the VW2C register.

Bits VW2C2 and VW2C3 do not change at voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.

#### VW2C0 (Voltage monitor 2 interrupt/reset enable bit) (b0)

The VW2C0 bit is enabled when the VW12E bit in the VWCE register is 1 (voltage detectors 1 and 2 enabled) and the VC27 bit in the VCR2 register is 1 (voltage detector 2 enabled). Set the VW2C0 bit to 0 (disabled) when the VC27 bit is 0 (voltage detector 2 disabled).

#### VW2C1 (Voltage monitor 2 digital filter disable mode select bit) (b1)

After using the voltage monitor 2 interrupt to exit stop mode, to use it again to exit stop mode, set the VW2C1 bit to 0 first and then to 1.

#### VW2C2 (Voltage change detection flag) (b2)

The VW2C2 bit is enabled when the VC27 bit in the VCR2 register is 1 (voltage detector 2 enabled). This bit does not change even if set to 1.

Condition to become 0:

Setting this bit to 0

Conditions to become 1:

• Refer to the following table.

#### Table 7.5 Conditions under Which the VW2C2 Bit Becomes 1

E	Bit Setting (	1)	- Condition	
WV2C1	VW2C6	VW2C7		
0	0	0 or 1	The VC13 bit changes from 0 to 1 or from 1 to 0.	
0	1	1	The VC13 bit changes from 1 to 0.	
	0 0		The VC13 bit changes from 0 to 1.	
1 1		1	The VC13 bit changes from 1 to 0.	
1 1		1	The VC13 bit changes from 1 to 0.	

VC13 bit: Bit in the VCR1 register

Note:

1. Only set the values listed above.

#### VW2C6 (Voltage monitor 2 mode select bit) (b6)

The VW2C6 bit is enabled when the VW2C0 bit is 1 (voltage monitor 2 interrupt/reset enabled).

#### VW2C7 (Voltage monitor 2 interrupt/reset generation condition select bit) (b7)

The voltage monitor 2 interrupt/reset generation condition can be selected by the VW2C7 bit when the VW2C6 bit is 0 (voltage monitor 2 interrupt at Vdet2 passage) and the VW2C1 bit is 1 (digital filter disabled).

When the VW2C6 bit is 1 (voltage monitor 2 reset at Vdet2 passage), set the VW2C7 bit to 1 (when VCC1 reaches Vdet2 or below). (Do not set the VW2C7 bit to 0.)

When the VW2C1 bit is 0 (digital filter enabled), regardless of the VW2C7 bit setting, the voltage monitor 2 interrupt is generated when VCC1 reaches Vdet2 or above, and also when VCC2 reaches Vdet1 or below.

### 7.3 Optional Function Select Area

In the optional function select area, the MCU state after reset and the function to prevent rewrite in parallel I/O mode are selected.

The optional function select area is not an SFR, and therefore cannot be rewritten by a program. Set an appropriate value when writing a program to flash memory. The entire optional function select area becomes FFh when the block including the optional function select area is erased.

In blank products, the OFS1 address value is FFh when shipped. After a value is written by the user, this register takes on the written value. In programmed products, the OFS1 address is the value set in the user program prior to shipping.

Selection using the optional function select area can be used in single-chip mode or memory expansion mode. The option function select area cannot be used in microprocessor mode. When using the MCU in microprocessor mode, clear the internal ROM.

### 7.3.1 Optional Function Select Address 1 (OFS1)

Optional Function Select Address 1					
b7 b6 b5 b4 b3 b2 b1 b0					
	Bit Symbol	Bit Name	Function		
	WDTON	Watchdog timer start select bit	0 : Watchdog timer starts automatically after reset 1 : Watchdog timer is stopped after reset		
	 (b1)	Reserved bit	Set to 1.		
	ROMCR	ROM code protect cancel bit	0 : ROM code protection cancelled 1 : ROMCP1 bit enabled		
	ROMCP1	ROM code protect bit	0 : ROM code protection enabled 1 : ROM code protection disabled		
	(b4)	Reserved bit	Set to 1.		
	VDSEL1	Vdet0 select bit 1	0 : Vdet0_2 1 : Vdet0_0		
	LVDAS	Voltage detector 0 start bit	0 : Voltage monitor 0 reset enabled after hardware reset 1 : Voltage monitor 0 reset disabled after hardware reset		
<u> </u>	CSPROINI	After-reset count source protection mode select bit	0 : Count source protection mode enabled after reset 1 : Count source protection mode disabled after reset		

#### VDSEL1 (Vdet0 select bit 1) (b5)

The Vdet0 level used in voltage detector 0 is selectable. Voltage detector 0 operates based on Vdet0. Set the VDSEL1 bit to 0 (Vdet0 is 2.85 V) when using power-on reset or voltage monitor 0 reset. Refer to 6.4.10 "Cold/Warm Start Discrimination".

This bit is enabled in single-chip mode, while disabled in boot mode.

LVDAS (Voltage detector 0 start bit) (b6)

This bit is enabled in single-chip mode, while disabled in boot mode.

### 7.4 Operations

#### 7.4.1 Digital Filter

A digital filter can be used to monitor VCC1 input voltage. For the voltage detector i (i = 0 to 2), the digital filter is enabled when the VWiC1 bit in the VWiC register is set to 0 (digital filter enabled).

A sampling clock can be selected from fOCO-S divided by 1, 2, 4, or 8. When using the digital filter, set the CM14 bit in the CM1 register to 0 (125 kHz on-chip oscillator on).

The VCC1 input level is sampled by the digital filter at every sampling clock. When the same sampled level is detected twice in a row, at the next sampling timing, the internal reset signal goes low or a voltage monitor i interrupt request is generated. Therefore, when the digital filter is used, the time from when the VCC1 input voltage level passes Vdeti until when a reset or an interrupt is generated is up to three cycles of the sampling clock.

Since fOCO-S stops in stop mode, the digital filter does not function. When using the voltage detector i to exit stop mode, set the VWiC1 bit in the VWiC register to 1 (digital filter disabled). Figure 7.2 shows Digital Filter Operation Example.




Figure 7.2 Digital Filter Operation Example

#### 7.4.2 Voltage Detector 0

When the VC25 bit in the VCR2 register is 1 (voltage detector 0 enabled), voltage detector 0 monitors the voltage applied to the VCC1 pin and detects whether the voltage rises through or falls through Vdet0. The Vdet0 level can be selected by the VDSEL1 bit in the OFS1 address.




Figure 7.3 Voltage Monitor 0 Reset Generator

#### 7.4.2.1 Voltage Monitor 0 Reset

When using voltage monitor 0 reset, set the VDSEL1 bit in the OFS1 address to 0 (Vdet0 is 2.85 V (Vdet0\_2)).

Table 7.6 lists Procedures for Setting Voltage Monitor 0 Reset Related Bits.


Step	When Using the Digital Filter	When Not Using the Digital Filter			
1	Set the CM14 bit in the CM1 register to 0 (125 kHz on-chip oscillator enabled).	-			
2	Wait for digital filter sampling clock x 3 cycles.	- (no wait time)			
3	Set the VC25 bit in the VCR2 register to 1 (voltage detector 0 enabled).				
4	Wait for td(E(E-A).				
5	Use bits VW0F0 to VW0F1 in the VW0C register to select the digital filter sampling clock. Set the VW0C1 bit to 0 (digital filter enabled), and bits 6 and 7 to 1.	Set the VW0C1 bit in the VW0C register to 1 (digital filter disabled), and bits 6 and 7 to 1.			
6	Set bit 2 in the VW0C register to 0. Set bit 2 to 0 once again after step 5.				
7	Set the VW0C0 bit in the VW0C register to 1 (voltage monitor 0 reset enabled).				

#### Table 7.6 Procedures for Setting Voltage Monitor 0 Reset Related Bits

When using voltage monitor 0 reset to exit stop mode, set the VW0C1 bit in the VW0C register to 1 (digital filter disabled).

When voltage monitor 0 reset is generated, the CWR bit in the RSTFR register becomes 0 (cold start). Refer to 6.4.4 "Voltage Monitor 0 Reset" for status after reset.

Figure 7.4 shows Voltage Monitor 0 Reset Operation Example.



#### Figure 7.4Voltage Monitor 0 Reset Operation Example

#### 7.4.3 Voltage Detector 1

When the VW12E bit in the VWCE register is 1 (voltage detectors 1 and 2 enabled) and the VC26 bit in the VCR2 register is 1 (voltage detector 1 enabled), voltage detector 1 monitors the voltage applied to the VCC1 pin and detects whether the voltage rises through or falls through Vdet1.




Figure 7.5 Voltage Monitor 1 Interrupt/Reset Generator

#### 7.4.3.1 Monitoring Vdet1

Set the VW12E bit in the VWCE register to 1 (voltage detectors 1 and 2 enabled) and the VC26 bit in the VCR2 register to 1 (voltage detector 1 enabled). Vdet1 can be monitored by using the VW1C3 bit in the VW1C register after td(E-A) elapses.

#### 7.4.3.2 Voltage Monitor 1 Interrupt and Voltage Monitor 1 Reset

Table 7.7 lists Procedures for Setting Voltage Monitor 1 Interrupt/Reset Related Bits.

#### Table 7.7 Procedures for Setting Voltage Monitor 1 Interrupt/Reset Related Bits

	When Using th	ne Digital Filter	When Not Using the Digital Filter			
Step	Voltage Monitor 1 Interrupt	Voltage Monitor 1 Reset	Voltage Monitor 1 Interrupt	Voltage Monitor 1 Reset		
1	Set the CM14 bit in the kHz on-chip oscillator o	•	-			
2	Wait for digital filter sam	pling clock x 3 cycles.	- (no wait time)			
3	Set the VW12E bit in th	e VWCE register to 1 (v	voltage detectors 1 and 2	2 enabled).		
4	Set bits VD1LS3 to VD1	Set bits VD1LS3 to VD1LS0 in the VD1LS register to select Vdet1.				
5	Set the VC26 bit in the VCR2 register to 1 (voltage detector 1 enabled).					
6	Wait for td(E(E-A).					
7	Use bits VW1F1 and VV register to select the dig clock.		Use the VW1C7 bit in t select the timing of the request. <sup>(1)</sup>	•		
8 (2)	Set the VW1C1 bit in th (digital filter enabled).	e VW1C register to 0	Set the VW1C1 bit in th (digital filter disabled).	ne VW1C register to 1		
9 (2)	Set the VW1C6 bit in the VW1C register to 0 (voltage monitor 1 interrupt).Set the VW1C6 bit in the VW1C register to 1 (voltage monitor 1 reset).					
10	Set the VW1C2 bit in the VW1C register to 0 (Vdet1 passage not detected).					
11	Set the VW1C0 bit in the VW1C register to 1 (voltage monitor 1 interrupt/reset enabled).					

Notes:

1. Set the VW1C7 bit to 1 (when VCC reaches Vdet1 or below) for the voltage monitor 1 reset.

2. When the VW1C0 bit is 0, steps 7, 8, and 9 can be executed simultaneously (with one instruction).

When using voltage monitor 1 interrupt or voltage monitor 1 reset to exit stop mode, set the VW1C1 bit in the VW1C register to 1 (digital filter disabled).

When voltage monitor 1 reset is generated, the LVD1R bit in the RSTFR register becomes 1 (voltage monitor 1 reset detected). Refer to 6.4.5 "Voltage Monitor 1 Reset" for status after reset. Figure 7.6 shows Voltage Monitor 1 Interrupt/Reset Operation Example.




Figure 7.6 Voltage Monitor 1 Interrupt/Reset Operation Example

#### 7.4.4 Voltage Detector 2

When the VW12E bit in the VWCE register is 1 (voltage detectors 1 and 2 enabled) and the VC27 bit in the VCR2 register is 1 (voltage detector 2 enabled), the voltage detector 2 monitors the voltage applied to the VCC1 pin and detects whether the voltage rises through or falls through Vdet2.




Figure 7.7 Voltage Monitor 2 Interrupt/Reset Generator

#### 7.4.4.1 Monitoring Vdet2

Set the VW12E bit in the VWCE register to 1 (voltage detectors 1 and 2 enabled) and the VC27 bit in the VCR2 register to 1 (voltage detector 2 enabled). Vdet2 can be monitored using the VCA13 bit in the VCA1 register after td(E-A) elapses.

#### 7.4.4.2 Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset

Table 7.8 lists Steps to Set Voltage Monitor 2 Interrupt/Reset Related Bits.

Table 7.8	Steps to Set Voltage Monitor 2 Interrupt/Reset Related Bits
	otopo to oct voltage monitor 2 miter apartocot richatea Bite

	When Using th	ne Digital Filter	When Not Using the Digital Filter		
Step	Voltage Monitor 2 Interrupt	Voltage Monitor 2 Reset	Voltage Monitor 2 Interrupt	Voltage Monitor 2 Reset	
1	Set the CM14 bit in the kHz on-chip oscillator o	•	-		
2	Wait for digital filter san	npling clock x 3 cycles.	- (no wait time)		
3	Set the VW12E bit in th	e VWCE register to 1 (v	oltage detector 1, 2 ena	bled).	
4	Set the VC27 bit in the	VCR2 register to 1 (volt	age detector 2 enabled)		
5	Wait for td(E(E-A).				
6	Use bits VW2F0 to VW2 register to select the dio clock.		Use the VW2C7 bit in the select the timing of the request. <sup>(1)</sup>	U U	
7 (2)	Set the VW2C1 bit in th (digital filter enabled).	e VW2C register to 0	Set the VW2C1 bit in th (digital filter disabled).	e VW2C register to 1	
8 (2)	Set the VW2C6 bit in the VW2C register to 0 (voltage monitor 2 interrupt).Set the VW2C6 bit in the VW2C register to 1 (voltage monitor 2 reset).		Set the VW2C6 bit in the VW2C register to 0 (voltage monitor 2 interrupt).	Set the VW2C6 bit in the VW2C register to 1 (voltage monitor 2 reset).	
9	Set the VW2C2 bit in the VW2C register to 0 (Vdet2 passage not detected).				
10	Set the VW2C0 bit in the VW2C register to 1 (voltage monitor 2 interrupt/reset enabled).				


Notes:

1. Set the VW2C7 bit to 1 (when VCC reaches Vdet2 or below) for the voltage monitor 2 reset.

2. When the VW2C0 bit is 0, steps 6, 7, and 8 can be executed simultaneously (with one instruction).

When using voltage monitor 2 interrupt or voltage monitor 2 reset to exit stop mode, set the VW2C1 bit in the VW2C register to 1 (digital filter disabled).

When voltage monitor 2 reset is generated, the LVD2R bit in the RSTFR register becomes 1 (voltage monitor 2 reset detected). Refer to 6.4.6 "Voltage Monitor 2 Reset" for status after reset. Figure 7.8 shows Voltage Monitor 2 Interrupt/Reset Operation Example.






Figure 7.8 Voltage Monitor 2 Interrupt/Reset Operation Example

### 7.5 Interrupts

The voltage monitor 1 interrupt and voltage monitor 2 interrupt are non-maskable interrupts. The watchdog timer interrupt, oscillator stop/restart detect interrupt, voltage monitor 1 interrupt, and voltage monitor 2 interrupt share the same vector. When using multiple interrupts together, read the detect flags of the events in the interrupt processing program, and determine the source of the interrupt. The detect flag for voltage monitor 1 is the VW1C2 bit in the VW1C register, and the detect flag for voltage monitor 2 is the VW2C2 bit in the VW2C register. After the interrupt source is determined, set bits VW1C2 and VW2C2 to 0 (not detected).

# 8. Clock Generator

#### 8.1 Introduction


The clock generator generates operating clocks for the CPU and peripheral functions. Four circuits are incorporated to generate the system clock signals.

- Main clock oscillation circuit
- 40 MHz on-chip oscillator
- 125 kHz on-chip oscillator
- Sub clock oscillation circuit

Table 8.1 lists Clock Generator Specifications, and Figure 8.1 shows System Clock Generator.

 Table 8.1
 Clock Generator Specifications

	Main Clock Oscillation Circuit	On-Ch	Sub Clock	
ltem		40 MHz on-chip oscillator	125 kHz on-chip oscillator	Oscillation Circuit
Application	<ul> <li>CPU clock source</li> <li>Peripheral function clock source</li> </ul>	<ul> <li>CPU clock source</li> <li>Peripheral function clock source</li> <li>CPU and peripheral function clock sources when the main clock stops oscillating</li> </ul>	<ul> <li>CPU clock source</li> <li>Peripheral function clock source</li> <li>CPU and peripheral function clock sources when the main clock stops oscillating</li> <li>Watchdog timer count source when the CPU clock is stopped</li> </ul>	CPU clock source     Peripheral     function clock     source
Clock frequency	f(XIN)	fOCO40M	fOCO-S	f(XCIN)
Connectable oscillators	<ul> <li>Ceramic resonator</li> <li>Crystal</li> </ul>	-	-	Crystal
Pins connecting to oscillator	XIN, XOUT	-	-	XCIN, XCOUT
Oscillator start/stop function	Enabled	Enabled	Enabled	Enabled
Oscillator status after reset	Oscillating	Stopped	Oscillating	Stopped
Other	An externally generated clock can be input.	-	-	An externally generated clock can be input.





#### Table 8.2 I/O Pins

Pin Name	I/O	Function	
XIN	Input	I/O pins for the main clock oscillation circuit	
XOUT	Output		
XCIN	Input <sup>(1)</sup>	<ul> <li>I/O pins for a sub clock oscillation circuit</li> </ul>	
XCOUT	Output <sup>(1)</sup>		
CLKOUT	Output	Clock output (in single-chip mode)	
BCLK	Output	BCLK output (in memory expansion and microprocessor modes)	

Note:

1. Set the port direction bits which share pins to 0 (input mode).

#### 8.2 Registers

#### Table 8.3 Registers

Address	Register	Symbol	Reset Value
			0000 0000b
0004h	Processor Mode Register 0	PM0	(CNVSS pin is low)
000411	FIDCESSOI MODE REGISTER D	FIVIO	0000 0011b
			(CNVSS pin is high)
0006h	System Clock Control Register 0	CM0	0100 1000b
0007h	System Clock Control Register 1	CM1	0010 0000b
000Ch	Oscillation Stop Detection Register	CM2	0X00 0010b <sup>(1)</sup>
0012h	Peripheral Clock Select Register	PCLKR	0000 0011b
0013h	Sub Clock Division Control Register	SCM0	XXXX X000b
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
001Eh	Processor Mode Register 2	PM2	XX00 0X01b
0022h	40 MHz On-Chip Oscillator Control Register 0	FRA0	XXXX XX00b

Note:

1. Bits CM20, CM21, and CM27 remain unchanged at oscillator stop detect reset.

### 8.2.1 Processor Mode Register 0 (PM0)

o6 b5 b4 b3 b2 b1 b0				
	Symbol PM0	Address 0004h	After Reset 0000 0000b (CNVSS pin is lov 0000 0011b (CNVSS pin is hig	
	Bit Symbol	Bit Name	Function	RW
	PM00	Processor mode bit	b1 b0 0 0 : Single-chip mode 0 1 : Memory expansion mode	RW
	PM01		1 0 : Do not set 1 1 : Microprocessor mode	RW
	PM02	R/W mode select bit	0 : RD, BHE, WR 1 : RD, WRH, WRL	RW
	. PM03	Software reset bit	Setting this bit to 1 resets the MCU. When read, the read value is 0.	RW
	PM04	Multiplexed bus space select	b5 b4 0 0 : Multiplexed bus is not used (separate bus in the entire CS space)	RW
 	PM05	bit	<ul> <li>1 : Allocated to CS2 space</li> <li>0 : Allocated to CS1 space</li> <li>1 : Allocated to the entire CS space</li> </ul>	RW
     	PM06	Port P4_0 to P4_3 function select bit	0 : Address output 1 : Port function (address is not output)	RW
	PM07	BCLK output disable bit	0 : BCLK is output 1 : BCLK is not output (pin becomes high-impedance)	RW

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting this register. Bits PM01 to PM00 do not change at software reset, watchdog timer reset, oscillator stop detect reset, voltage monitor 1 reset, or voltage monitor 2 reset.

### PM07 (BCLK output disable bit) (b7)

This bit is enabled in memory expansion mode and microprocessor mode. A clock with the same frequency as the CPU clock can be output as the BCLK signal from the BCLK pin.

# 8.2.2 System Clock Control Register 0 (CM0)

b4 b3 b2 b1 b0	Symbol CM0	Addre 0006		)
	Bit Symbol	Bit Name	Function	RW
	CM00 CM01	Clock output function select bit (valid in single-chip mode only)	b1 b0 0 0 : I/O port 0 1 : Output fC 1 0 : Output f8 1 1 : Output f32	RW
	CM02	Wait mode peripheral function clock stop bit	<ul> <li>0 : Peripheral function clock f1 does not stop in wait mode</li> <li>1 : Peripheral function clock f1 stops in wait mode</li> </ul>	RW
l	CM03	XCIN clock stop bit	0 : On 1 : Off	RW
	CM04	Port XC select bit	0 : I/O ports 1 : XCIN-XCOUT oscillation function	RW
	CM05	Main clock stop bit	0 : On 1 : Off	RW
	CM06	Main clock division select bit 0	0 : Bits CM16 and CM17 in the CM1 register enabled 1 : Divide-by-8 mode	RW
	CM07	System clock select bit	0 : Main clock or on-chip oscillator clock 1 : Sub clock	RW

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register. See Table 9.3 "Clock-Related Bit Setting and Modes" to select a clock and mode.

#### CM01 to CM00 (Clock output function select bit) (b1 to b0)

The CLKOUT pin outputs can be selected. These bits are enabled when the PCLK5 bit in the PCLKR register is set to 0 (selected by bits CM01 to CM00) in single-chip mode. When the PCLK5 bit is 1, set bits CM01 to CM00 to 00b. Table 8.4 lists CLKOUT Pin Functions in Single-Chip Mode.

PCLKR Register	CM0 R	egister	CLKOUT Pin Output
PCLK5 bit	CM01 bit	CM00 bit	
0	0	0	I/O port
0	0	1	fC is output
0	1	0	f8 is output
0	1	1	f32 is output
1	0	0	f1 is output

Only set the combinations listed above.

#### CM02 (Wait mode peripheral function clock stop bit) (b2)

This bit is used to stop the f1 peripheral function clock in wait mode. The fC, fC32, fOCO-S, fOCO-F, and fOCO40M are not affected by the CM02 bit.

When the PM21 bit in the PM2 register becomes 1 (clock change disabled), the CM02 bit remains unchanged even when written to.

#### CM03 (XCIN clock stop Bit) (b3)

The CM03 bit becomes 1 (off) while the CM04 bit is 0 (P8\_6 and P8\_7 are I/O ports).

#### CM04 (Port XC select bit) (b4)

The CM03 bit becomes 1 (off) while the CM04 bit is 0 (P8\_6 and P8\_7 are I/O ports).

#### CM05 (Main clock stop bit) (b5)

This bit is used to stop the main clock. The main clock is allowed to stop in the following cases.

- Entering low power mode
- Entering 125 kHz on-chip oscillator low power mode
- Stopping the main clock in 40 MHz on-chip oscillator mode

This bit cannot be used to detect if the main clock is stopped or not. Refer to 8.7 "Oscillator Stop/Restart Detect Function" for details on main clock stop detection.

When the PM21 bit in the PM2 register is 1 (clock change disabled), this bit remains unchanged even when written to.

#### CM06 (Main clock division select bit) (b6)

The CM06 bit becomes 1 (divide-by-8 mode) under the following conditions:

- When entering stop mode
- When the CM21 bit in the CM2 register is 0 (main clock) and the CM05 bit is 1 (main clock off)

#### CM07 (System clock select bit) (b7)

The CPU clock source and the peripheral function clock f1 depend on combinations of the bit status of the CM07 bit and the CM21 bit in the CM2 register. When the CM07 bit is 0 (main clock or on-chip oscillator clock used as CPU clock), the CPU clock source and the peripheral function clock f1 can be selected by the CM21 bit. When the CM07 bit is 1 (sub clock used as CPU clock), the CPU clock source is fC, and the peripheral function clock f1 can be selected by the CM21 bit.

When setting the PM21 bit in the PM2 register to 1 (clock change disabled), set the CM07 bit to 0 (main clock) before setting the PM21 bit to 1. When the PM21 bit is set to 1, this bit remains unchanged even when written to.

# 8.2.3 System Clock Control Register 1 (CM1)

6 b5 b4 b3 b2 b1 b0	Symbol CM1	AddressAfter Reset0007h0010 0000b		
	Bit Symbol	Bit Name	Function	RW
	CM10	All clock stop control bit	0 : Clock on 1 : All clocks off (stop mode)	RW
	 (b2-b1)	Reserved bits	Set to 0	RW
	CM13	XIN-XOUT feedback resistor select bit	0 : Internal feedback resistor connected 1 : Internal feedback resistor not connected	RW
	CM14	125 kHz on-chip oscillator stop bit	0 : 125 kHz on-chip oscillator on 1 : 125 kHz on-chip oscillator off	RW
	CM15	XIN-XOUT drive capacity select bit	0 : Low 1 : High	RW
	CM16	Main clock division select bit 1	b7 b6 0 0 : No division mode 0 1 : Divide-by-2 mode	RW
	CM17		1 0 : Divide-by-4 mode 1 1 : Divide-by-16 mode	1200

Rewrite the CM1 register after setting the PRC0 bit in the PRCR register to 1 (write enabled). See Table 9.3 "Clock-Related Bit Setting and Modes" to select a clock and a mode.

#### CM10 (All clock stop control bit) (b0)

When the CM20 bit in the CM2 register is 1 (oscillator stop detect function enabled), do not set the CM10 bit to 1.

When the PM21 bit in the PM2 register is 1 (clock change disabled), the CM10 bit remains unchanged even when written to (stop mode is not entered). When the CSPRO bit in the CSPR register is 1 (watchdog timer count source protection mode), the CM10 bit remains unchanged even when written to (stop mode is not entered).

#### CM13 (XIN-XOUT feedback resistor select bit) (b3)

The CM13 bit can be used when the main clock is not used at all, or when the externally generated clock is supplied to the XIN pin. When connecting a ceramic resonator or crystal between pins XIN and XOUT, set the CM13 bit to 0 (internal feedback resistor connected). Do not set this bit to 1.

When the CM10 bit is 1 (stop mode), the feedback resistor is not connected regardless of the CM13 bit status.

#### CM14 (125 kHz on-chip oscillator stop bit) (b4)

The CM14 bit can be set to 1 (125 kHz on-chip oscillator off) when the CM21 bit is 0 (main clock). When the CM21 bit is set to 1 (on-chip oscillator clock), the CM14 bit is automatically set to 0 (125 kHz on-chip oscillator on) and remains unchanged even when 1 is written to this bit. Note that the 125 kHz on-chip oscillator does not stop.

When the CSPRO bit in the CSPR register is 1 (watchdog timer count source protection mode), the CM14 bit is automatically set to 0 (125 kHz on-chip oscillator on) and remains unchanged even when 1 is written to this bit. Note that the 125 kHz on-chip oscillator does not stop.

#### CM15 (XIN-XOUT drive capacity select bit) (b5)

The CM15 bit becomes 1 (drive capacity high) when entering stop mode or when the CM21 bit in the CM2 register is 0 (main clock) and the CM05 bit in the CM0 register is set to 1 (main clock stopped).

#### CM17-CM16 (Main clock division select bit 1) (b7-b6)

Bits CM17 to CM16 are enabled when the CM06 bit becomes 0 (bits CM16 and CM17 enabled).

### 8.2.4 Oscillation Stop Detection Register (CM2)

b5 b4 b3 b2 b1 b0	Symbol	Addres	ss After Re	After Reset	
	CM2	000Cł	ט 0X00 00	10b	
	Bit Symbol	Bit Name	Function	RW	
	CM20	Oscillator stop/restart detect enable bit	<ul><li>0: Oscillator stop/restart detect function disabled</li><li>1: Oscillator stop/restart detect function enabled</li></ul>	RW	
	CM21	System clock select bit 2	0: Main clock 1: On-chip oscillator clock	RW	
	CM22	Oscillator stop/restart detect flag	0: Main clock stop/restart not detected 1: Main clock stop/restart detected	RW	
	CM23	XIN monitor flag	0: Main clock oscillating 1: Main clock stopped	RO	
	 (b5-b4)	Reserved bits	Set to 0	RW	
	(b6)	No register bit. If necessary, se undefined	t to 0. When read, the read value is	-	
	CM27	Operation select bit (when an oscillator stop/restart is detected)	0: Oscillator stop detect reset 1: Oscillator stop/restart detect interrupt	RW	

Rewrite the CM2 register after setting the PRC0 bit in the PRCR register to 1 (write enabled). Bits CM20, CM21, and CM27 do not change at oscillator stop detect reset.

See Table 9.3 "Clock-Related Bit Setting and Modes" to select a clock and a mode.

#### CM20 (Oscillator stop/restart detect enable bit) (b0)

Set the CM20 bit to 0 (oscillator stop/restart detect function disabled) to enter stop mode. Set the CM20 bit back to 1 (enabled) after exiting stop mode.

When the PM21 bit in the PM2 register is 1 (clock change disabled), the CM20 bit remains unchanged even when being written.

#### CM21 (System clock select bit 2) (b1)

When the CM07 bit is 0 (main clock or on-chip oscillator clock used as CPU clock source), the CPU clock source and the peripheral function clock f1 can be selected by the CM21 bit. When the CM07 bit is 1 (sub clock used as CPU clock source), the peripheral function clock f1 can be selected by the CM21 bit.

To set the CM21 bit to 1 (on-chip oscillator clock), set the FRA01 bit in the FRA0 register to select either the 125 kHz on-chip oscillator, or the 40 MHz on-chip oscillator.

When the CM20 bit is 1 (oscillator stop/restart detect function enabled) and the CM23 bit is 1 (main clock stopped), do not set the CM21 bit to 0 (main clock).

When the CM20 bit is 1 (oscillator stop/restart detect function enabled), the CM27 bit is 1 (oscillator stop/restart detect interrupt), and the main clock is used as a CPU clock source, the CM21 bit becomes 1 (on-chip oscillator clock) if the main clock stop is detected. Refer to 8.7 "Oscillator Stop/Restart Detect Function" for details.

#### CM22 (Oscillator stop/restart detect flag) (b2)

Condition to become 0:

Set it to 0.

Conditions to become 1:

- Main clock stop is detected.
- Main clock restart is detected.
- (The CM22 bit remains unchanged even if 1 is written.)

When the CM22 bit changes state from 0 to 1, an oscillator stop/restart detect interrupt is generated. Use this bit in an interrupt routine to determine the factors of interrupts between the oscillator stop/restart detect interrupt and other interrupts.

When the CM22 bit is 1 and oscillator stop or restart is detected, an oscillator stop/restart detect interrupt is not generated. The bit does not become 0 even if an oscillator stop/restart detect interrupt request is accepted.

#### CM23 (XIN monitor flag) (b3)

Determine the main clock status by reading the CM23 bit several times in the oscillator stop/restart detect interrupt routine.

# 8.2.5 Peripheral Clock Select Register (PCLKR)


b6     b5     b4     b3     b2     b1     b0       0     0     0     0     0	Symbol PCLKR				
	Bit Symbol	Bit Name	Function	RW	
	PCLK0	Timers A and B clock select bit (clock source for timers A and B, the dead time timer, and multi-master I <sup>2</sup> C-bus interface)	0: f2TIMAB/f2IIC 1: f1TIMAB/f1IIC	RW	
	PCLK1	SI/O clock select bit (clock source for UART0 to UART2, UART5 to UART7, SI/O3, and SI/O4)	0: f2SIO 1: f1SIO	RW	
	 (b4-b2)	Reserved bits	Set to 0	RW	
	PCLK5	Clock output function expansion bit (enabled in single-chip mode)	0: Selected by bits CM01 to CM00 in the CM0 register 1: Output f1	RW	
	 (b7-b6)	Reserved bits	Set to 0	RW	

Write to the PCLKR register after setting the PRC0 bit in the PRCR register to 1 (write enabled).

#### PCLK5 (Clock output function extension bit) (b5)

The PCLK5 bit is valid in single-chip mode. Output from the CLKOUT pin is selectable. When the PCLK5 bit is 1, set bits CM01 to CM00 to 00b. See Table 8.4 "CLKOUT Pin Functions in Single-Chip Mode".

### 8.2.6 Sub Clock Division Control Register (SCM0)



Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register.

# 8.2.7 Peripheral Clock Stop Register (PCLKSTP1)

7 b6 b5 b4 b3 b2 b1 b0	Symbol	Addre		
	PCLKST	P1 0016h	X000	0000b
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
	(b7)	No register bit. If necessary, undefined	set to 0. When read, the read value i	s _

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register

### 8.2.8 Processor Mode Register 2 (PM2)

b5 b4 b3 b2 b1 b0	Symbol PM2		Address After Res 001Eh XX00 0X0	
	Bit Symbol	Bit Name	Function	RW
	 (b0)	Reserved bit	Set to 1.	RW
	PM21	System clock protection bit	0 : Clock is protected by PRCR registe 1 : Clock change disabled	RW
L	(b2)	No register bit. If necessary, se undefined.	t to 0. When read, the read value is	_
	 (b3)	Reserved bit	Set to 0	RW
	PM24	NMI interrupt enable bit	0 : NMI interrupt disabled 1 : NMI interrupt enabled	RW
   	PM25	Peripheral clock fC provide bit	0 : Not provided 1 : Provided	RW
	 (b7-b6)	No register bits. If necessary, s undefined	et to 0. When read, the read value is	_

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting this register.

#### PM21 (System clock protection bit) (b1)

The PM21 bit is used to protect the CPU clock. (Refer to 8.6 "System Clock Protection Function"). When the PM21 bit is set to 1, writing to the following bits has no effect:


- Bits CM02, CM05, and CM07 in the CM0 register
- The CM10 bit in the CM1 register
- The CM20 bit in the CM2 register

Do not execute the WAIT instruction when the PM21 bit is 1.

#### PM25 (Peripheral clock fC provide bit) (b5)

The PM25 bit provides fC to the real-time clock, CEC function, and remote control signal receiver. (See Figure 8.4 "Peripheral Function Clocks".)

# 8.2.9 40 MHz On-Chip Oscillator Control Register 0 (FRA0)



Rewrite the FRA0 register after setting the PRC0 bit in the PRCR register to 1 (write enabled). See Table 9.3 "Clock-Related Bit Setting and Modes" to select a clock and a mode.

#### FRA00 (40 MHz on-chip oscillator start bit) (b0)

When using an oscillator stop/restart detect interrupt, do not set the FRA00 bit to 0 (40 MHz on-chip oscillator off), and the FRA01 bit to 1 (40 MHz on-chip oscillator).

#### FRA01 (On-chip oscillator select bit) (b1)

Change the FRA01 bit if the both of the following conditions are met:

• When the FRA00 bit is 1 (40 MHz on-chip oscillator on) and oscillation is stable

• When the CM14 bit in the CM1 register is 0 (125 kHz on-chip oscillator on) and oscillation is stable When setting the FRA01 bit to 0 (125 kHz on-chip oscillator), do not set the FRA00 bit to 0 (40 MHz on-chip oscillator off) at the same time. Set the FRA00 bit to 0 after setting the FRA01 bit to 0.

#### 8.3 Clocks Generated by Clock Generators

Clocks generated by the clock generators are described below.

#### 8.3.1 Main Clock

This clock is supplied by the main clock oscillator circuit and used as a clock source for the CPU and peripheral function clocks. After reset, the main clock is running, but is not used as a clock source for the CPU.

The main clock oscillator circuit is configured by connecting a ceramic resonator or crystal between pins XIN and XOUT. The main clock oscillator circuit contains a feedback resistor, which is separated from the oscillator circuit in stop mode in order to reduce the amount of power consumed by the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin.

Figure 8.2 shows Main Clock Connection Examples.




Figure 8.2 Main Clock Connection Examples

The XOUT becomes high by setting the CM05 bit in the CM0 register to 1 (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to the sub clock (fC) or on-chip oscillator clock (fOCO-F, fOCO-S). In this case, the XIN is pulled high to the XOUT via the feedback resistor because the internal feedback resistor remains connected.

When the main clock oscillator circuit is not used, setting the CM13 bit in the CM1 register to 1 enables to select the internal feedback resistor not connected.

Perform the following steps to start or stop the main clock. Refer to 8.2 "Registers" for access to register and bit.

Main clock oscillator start

- (1) Set the CM15 bit to 1 (drive capacity high) when a ceramic resonator or crystal is connected between pins XIN and XOUT.
- (2) Set the CM05 bit to 0 (main clock oscillating).
- (3) Wait until main clock oscillation stabilizes. (Enter the external clock when entering it from the XIN pin.)

Main clock oscillator stop

- (1) Set the CM20 bit in the CM2 register to 0 (oscillator stop/restart detect function disabled).
- (2) Set the CM05 bit to 1 (stop).
- (3) Stop the external clock (when inputting the external clock from the XIN pin).

### 8.3.2 fOCO40M

fOCO40M is a 40 MHz clock (approx.) supplied by the 40 MHz on-chip oscillator. It is the clock source for  $\phi$ AD in the A/D converter.

Follow the steps below to start or stop the 40 MHz on-chip oscillator clock. Refer to 8.2 "Registers" for access to register and bit.

40 MHz on-chip oscillator start

- (1) Set the FRA00 bit in the FRA0 register to 1 (40 MHz on-chip oscillator on).
- (2) Wait for tsu(fOCO40M).
- 40 MHz on-chip oscillator stop
- (1) Set the FRA01 bit in the FRA0 register to 0 (125 MHz on-chip oscillator) (when the CM27 bit is 1 (oscillator stop/restart detect interrupt)).
- (2) Set the FRA00 bit in the FRA0 register to 0 (40 MHz on-chip oscillator off).

#### 8.3.3 fOCO-F

fOCO-F is a 40 MHz clock (approx.) supplied by the 40 MHz on-chip oscillator, and divided by 2. It is the clock source for the CPU and peripheral function clocks.

After reset, the 40 MHz on-chip oscillator is stopped.

If the main clock stops oscillating and the FRA01 bit is 1 when the CM20 bit in the CM2 register is 1 (oscillator stop/restart detect function enabled), and the CM27 bit is 1 (oscillator stop/restart detect interrupt), fOCO-F is used as the clock source for the CPU.

Refer to 8.3.2 "fOCO40M" to start or stop the 40 MHz on-chip oscillator clock.

### 8.3.4 125 kHz On-Chip Oscillator Clock (fOCO-S)

This clock is approximately 125 kHz, and is supplied by the 125 kHz on-chip oscillator. It is used as the clock source for the CPU and peripheral function clocks. In addition, when the CSPRO bit in the CSPR register is 1 (count source protection mode enabled), this clock is used as the count source for the watchdog timer (refer to 15.4.2 "Count Source Protection Mode Enabled").

After reset, fOCO-S divided by 8 becomes the CPU clock.

If the main clock stops oscillating and the FRA01 bit is 0, when the CM20 bit in the CM2 register is 1 (oscillator stop/restart detect function enabled) and the CM27 bit is 1 (oscillator stop/restart detect interrupt), the 125 kHz on-chip oscillator automatically starts operating and supplying the necessary clock for the MCU.

Follow the steps below to start or stop the fOCO-S. Refer to 8.2 "Registers" for access to register and bit.

fOCO-S start

(1) Set the CM14 bit in the CM1 register to 0 (125 kHz on-chip oscillator on).

(2) Wait for tsu(fOCO-S).

fOCO-S stop

(1) Set the CM14 bit in the CM1 register to 1 (125 kHz on-chip oscillator off).

When the CM21 bit is 1 (on-chip oscillator used as the clock source for the CPU), the CM14 bit becomes 0 (125 kHz on-chip oscillator on).

### 8.3.5 Sub Clock (fC)

The sub clock is supplied by the sub clock oscillator circuit. This clock is the clock source for count sources of the CPU clock, timer A, timer B, real-time clock, CEC function, and remote control signal receiver.

The sub clock oscillator circuit is configured by connecting a crystal between pins XCIN and XCOUT. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 8.3 shows Sub Clock Connection Examples.




Figure 8.3 Sub Clock Connection Examples

After reset, the sub clock is stopped. At this time, the feedback resistor is disconnected from the oscillator circuit.

Follow the steps below to start the sub clock. Refer to 8.2 "Registers" for access to registers and bits.

When connecting a crystal between pins XCIN and XCOUT:

- (1) Set the PU21 bit in the PUR2 register to 0 (P8\_4 to P8\_7 not pulled high).
- (2) Set bits PD8\_6 and PD8\_7 in the PD8 register to 0 (P8\_6, P8\_7 function as input ports).
- (3) Set the CM03 bit to 0 (sub clock on).
- (4) Set the CM04 bit to 1 (XCIN-XCOUT oscillation function).
- (5) Wait until sub clock oscillation stabilizes.

When inputting the externally generated clock to the XCIN pin:

- (1) Set the PU21 bit in the PUR2 register to 0 (P8\_4 to P8\_7 not pulled high)
- (2) Set bits PD8\_6 and PD8\_7 in the PD8 register to 0 (P8\_6, P8\_7 function as input ports).
- (3) Set the CM04 bit to 1 (XCIN-XCOUT oscillation function). Set the CM03 bit to 1 (sub clock off).
- (4) Input the externally generated clock to the XCIN pin.

### 8.4 CPU Clock and Peripheral Function Clocks

The CPU is run by the CPU clock, and the peripheral functions are run by the peripheral function clocks.

#### 8.4.1 CPU Clock and BCLK

The CPU clock is an operating clock for the CPU and watchdog timer. It is also used as a sampling clock for the  $\overline{\text{NMI}/\text{SD}}$  digital filter.

The main clock, fOCO-F, fOCO-S, or fC can be selected as the clock source for the CPU clock. (See Table 9.2 "Clocks in Normal Operating Mode".)

When the main clock, fOCO-F or fOCO-S is selected as the clock source for the CPU clock, the selected clock divided by 1, 2, 4, 8 or 16 becomes the CPU clock. Use the CM06 bit in the CM0 register and bits CM17 to CM16 in the CM1 register to select a frequency-divided value.

When fC is selected as the clock source for the CPU clock, fC divided by 1 (no division) or 2 is used as the CPU clock. The divisor is selected by bits SCM01 to SCM00 in the SCM0 register.

After reset, fOCO-S divided by 8 becomes the CPU clock. Note that when entering stop mode or when the CM05 bit in the CM0 register is set to 1 (stop) in low-speed mode, the CM06 bit in the CM0 register becomes 1 (divide-by-8 mode).

BCLK is a bus reference clock.

In memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit in the PM0 register to 0 (output enabled).

#### 8.4.2 Peripheral Function Clocks (f1, fOCO40M, fOCO-F, fOCO-S, fC32, fC)

f1, fOCO40M, fOCO-F, fOCO-S, and fC32 are operating clocks for the peripheral functions.

f1 is produced from one of the following:

- Main clock divided by 1 (no division)
- fOCO-S divided by 1 (no division)
- fOCO-F divided by 1 (no division)

f1 is used for timers A and B, PWM, real-time clock, remote control signal receiver, UART0 to UART2, UART5 to UART7, SI/O3, SI/O4, multi-master I<sup>2</sup>C-bus interface, and the A/D converter. The f1 clock provided to each peripheral function can be disabled in the PCLKSTP1 register.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to 1 (peripheral function clock f1 turned off during wait mode), the f1 clock is stopped.

fOCO40M can be used for the A/D converter. fOCO40M can be used when the FRA00 bit in the FRA0 register is 1 (40 MHz on-chip oscillator on).

fOCO-F can be used for timers A and B, UART0 to UART2, UART5 to UART7, SI/O3, and SI/O4.

fOCO-F can be used when the FRA00 bit in the FRA0 register is 1 (40 MHz on-chip oscillator on).

fOCO-S is used for timers A and B. It is also used for reset, voltage detector, and watchdog timer. fOCO-S is also used when the CM14 bit in the CM1 register is set to 0 (125 kHz on-chip oscillator on).

fC is divided by 32 to produce fC32. fC32 is used for timers A and B, and can be used when the sub clock is on.

fC is used as the count source for the real-time clock, remote control signal receiver, and CEC function when the PM25 bit in the PM2 register is 1 (peripheral clock fC provided). fC can be used when the sub clock is on.

Figure 8.4 shows Peripheral Function Clocks.




Figure 8.4 Peripheral Function Clocks

#### 8.5 Clock Output Function

In single-chip mode, the f1, f8, f32 or fC clock can be output from the CLKOUT pin. Use bits CM01 to CM00 in the CM0 register, and the PCLK5 bit in the PCLKR register to select a clock. f8 has the same frequency as f1 divided by 8, and f32 has the same frequency as f1 divided by 32.

Set the frequency of the clock output from the CLKOUT pin to f(BCLK) or below.

#### 8.6 System Clock Protection Function

The system clock protection function prohibits the CPU clock from changing clock sources when the main clock is selected as the CPU clock source. This is to prevent the CPU clock from stopping due to an unexpected program operation.

When the PM21 bit in the PM2 register is set to 1 (clock change disabled), the following bits remain unchanged even if they are written to:

- The CM02 bit in the CM0 register (peripheral function clock f1 in wait mode)
- The CM05 bit in the CM0 register (to prevent the main clock from being stopped)
- The CM07 bit in the CM0 register (clock source of the CPU clock)
- The CM10 bit in the CM1 register (MCU does not enter stop mode)
- The CM20 bit in the CM2 register (oscillator stop/restart detect function set)

To use the system clock protect function, set the CM05 bit in the CM0 register to 0 (main clock oscillation) and CM07 bit to 0 (main clock as CPU clock source), and then follow the steps below.

- (1) Set the PRC1 bit in the PRCR register to 1 (write to PM2 register enabled).
- (2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).
- (3) Set the PRC1 bit in the PRCR register to 0 (write to PM2 register disabled).

When the PM21 bit is 1, do not execute the WAIT instruction.

# 8.7 Oscillator Stop/Restart Detect Function

This function detects a stop/restart of the main clock oscillation circuit. The oscillator stop/restart detect function can be enabled and disabled with the CM20 bit in the CM2 register.

A reset or oscillator stop/restart detect interrupt is generated when an oscillator stop or restart is detected. Set the CM27 bit in the CM2 register to select the reset or interrupt.

Table 8.5 lists Oscillator Stop/Restart Detect Function Specifications.

#### Table 8.5 Oscillator Stop/Restart Detect Function Specifications

Item	Specification
Oscillator stop detectable clock and frequency bandwidth	$f(XIN) \ge 2 MHz$
Enabling condition for the oscillator stop/restart detect function	Set the CM20 bit to 1 (enabled)
Operation when oscillator stop/restart detected	When CM27 bit is 0: Oscillator stop detect reset generated When CM27 bit is 1: Oscillator stop/restart detect interrupt generated

# 8.7.1 Operation When CM27 Bit is 0 (Oscillator Stop Detect Reset)

When main clock stop is detected while the CM20 bit is 1 (oscillator stop/restart detect function enabled), the MCU is initialized, and then stops (oscillator stop reset). (Refer to 4. "Special Function Registers (SFRs)" and 6. "Resets".)

The status is cancelled at hardware reset or voltage monitor 0 reset. The MCU can also be initialized and stopped when a restart is detected, but do not use the MCU in this manner (during main clock stop, do not set the CM20 bit to 1 and the CM27 bit to 0).

# 8.7.2 Operation When CM27 Bit is 1 (Oscillator Stop/Restart Detect Interrupt)

When the CM20 bit is 1 (oscillator stop/restart detect function enabled), the system is placed in the state shown in Table 8.6 if the main clock detects oscillator stop or restart.

The CM21 bit becomes 1 in high-speed, medium-speed, or low-speed mode. The FRA01 bit does not change. Thus, high-speed and medium-speed mode become 125 kHz on-chip oscillator mode or 40 MHz on-chip oscillator mode. Because the CM07 bit does not change, low-speed mode remains in low-speed mode, but fOCO-S or fOCO-F becomes the clock source for the peripheral functions.

When the CM21 bit is set to 1, the CM14 bit is set to 0 (125 kHz on-chip oscillator on), but the FRA00 bit does not change (40 MHz on-chip oscillator does not oscillate automatically). Thus, when the FRA01 bit is set to 1 (40 MHz on-chip oscillator selected), set the FRA00 bit to 1 (40 MHz on-chip oscillator on). Do not set the FRA00 bit to 0 while the FRA01 bit is 1, and vice versa.

 Table 8.6
 State after Oscillator Stop/Restart Detect When CM27 Bit is 1

C	Condition After Detection	
	High-speed mode Medium-speed mode	<ul> <li>Oscillator stop/restart detect interrupt is generated</li> <li>CM14 bit is 0 (125 kHz on-chip oscillator on)</li> </ul>
Main clock	Low-speed mode	• CM21 bit is 1 (fOCO-S or fOCO-F is used as the clock source for
oscillator stop detected	40 MHz on-chip oscillator mode	<ul> <li>the CPU and peripheral function clocks) <sup>(1, 2)</sup></li> <li>CM22 bit is 1 (main clock stop detected)</li> </ul>
125 kHz on-chip oscillator mode		<ul> <li>CM23 bit is 1 (main clock stopped)</li> </ul>
Main clock oscillator restart detected	-	<ul> <li>Oscillator stop/restart detect interrupt is generated</li> <li>CM14 bit is 0 (125 kHz on-chip oscillator on)</li> <li>CM21 bit does not change</li> <li>CM22 bit is 1 (main clock stop detected)</li> <li>CM23 bit is 0 (main clock oscillating)</li> </ul>

CM14 bit: Bit in the CM1 register

Bits CM21, CM22, CM23: Bits in the CM2 register

Notes:

- 1. fOCO-S or fOCO-F is selected depending on the FRA01 bit setting.
- 2. fC is used as the CPU clock in low-speed mode.

### 8.7.3 Using the Oscillator Stop/Restart Detect Function

After oscillator stop is detected, if the main clock re-oscillates, set the main clock back to the clock source for the CPU clock and peripheral functions by a program. Figure 8.5 shows the Switching from On-Chip Oscillator Clock to Main Clock.




Figure 8.5 Switching from On-Chip Oscillator Clock to Main Clock

The CM22 bit becomes 1 at the same time an oscillator stop/restart detect interrupt is generated. When the CM22 bit is 1, the oscillator stop/restart detect interrupt is disabled. When setting the CM22 bit to 0 by a program, the oscillator stop/restart detect interrupt is enabled.

#### 8.8 Interrupt

The oscillator stop/restart detect interrupt is a non-maskable interrupt.

The watchdog timer interrupt, oscillator stop/restart detect interrupt, voltage monitor 1 interrupt, and voltage monitor 2 interrupt share the same vector. When using multiple interrupts together, read the detect flags of the events in the interrupt processing program, and determine the source of the interrupt. The detect flag for oscillator stop/restart detect is the CM22 bit in the CM2 register. After the interrupt source is determined, set the CM22 bit to 0 (not detected).

# 8.9 Notes on Clock Generator

# 8.9.1 Oscillation Circuit Using an Oscillator

The following items should be observed when connecting an oscillator:

- The oscillation characteristics are tied closely to the user's board design. Perform a careful evaluation of the board before connecting an oscillator.
- Oscillation circuit structure depends on the oscillator. The M16C/63 Group MCU contains a feedback resistor, but an additional external feedback resistor may be required. Contact the oscillator manufacturer regarding circuit constants, as they are dependent on the oscillator or stray capacitance of the mounted circuit.
- Check output from the CLKOUT pin to confirm that the clock generated by the oscillation circuit is properly transmitted to the MCU.

The procedure for outputting a clock from the CLKOUT pin is listed below. Set the clock output from the CLKOUT pin to f(BCLK) or lower.

Outputting the main clock


- (1) Set the PRC0 bit in the PRCR register to 1 (write enabled).
- (2) Set the CM07 bit in the CM0 register, and the CM21 bit in the CM2 register all to 0 (main clock selected).
- (3) Select the clock output from the CLKOUT pin (see the table below).
- (4) Set the PRC0 bit in the PRCR register to 0 (write disabled).

#### Table 8.7 Output from CLKOUT Pin When Selecting Main Clock

Bit S	etting	
PCLKR register	CM0 register	Output from the CLKOUT Pin
PCLK5 bit	Bits CM01 to CM00	
1	00b	Clock with the same frequency as the main clock
0	10b	Main clock divided by 8
0	11b	Main clock divided by 32

Outputting the sub clock

- (1) Set the PRC0 bit in the PRCR register to 1 (write enabled).
- (2) Set the CM07 bit in the CM0 register to 1 (sub clock selected).
- (3) Set the PCLK5 bit in the PCLKR register to 0, and bits CM01 to CM00 in the CM0 register to 01b (fC output from CLKOUT pin).
- (4) Set the PRC0 bit in the PRCR register to 0 (write disabled).







# 8.9.2 Noise Countermeasure

# 8.9.2.1 Clock I/O Pin Wiring

- Connect the shortest possible wiring to the clock I/O pin.
- Connect (a) the capacitor's ground lead connected to the oscillator, and (b) the MCU's VSS pin, with the shortest possible wiring (maximum 20 mm).





Reason:


If noise enters the clock I/O pin, the clock waveform becomes unstable, which causes an error in operation or a program runaway. Also, if a potential difference attributed to the noise occurs between the VSS level of the MCU and the VSS level of the oscillator, an accurate clock is not input to the MCU.

# 8.9.2.2 Large Current Signal Line

For large currents that exceed the MCU's current range, wire the signal lines as far away from the MCU as possible (especially the oscillator).

#### Reason:

In the system using the MCU, there are signal lines for controlling motors, LEDs, and thermal heads. When a large current flows through these signal lines, noise is generated due to mutual inductance.



#### 8.9.2.3 Signal Line Whose Level Changes at a High-Speed

For a signal line whose level changes at a high-speed, wire it as far away from the oscillator and the oscillator wiring pattern as possible. Do not wire it across or extend it parallel to a clock-related signal line or other signal lines which are sensitive to noise.

Reason:

A signal whose level changes at a high-speed (such as the signal from the TAiOUT pin) affects other signal lines due to the level change at rising or falling edges. Specifically, when the signal line crosses the clock-related signal line, the clock waveform becomes unstable, which causes an error in operation or a program runaway.




Figure 8.9 Wiring of Signal Line Whose Level Changes at High-Speed

#### 8.9.3 CPU Clock

When an external clock is input from the XIN pin and the main clock is used as the CPU clock, do not stop the external clock.

# 8.9.4 Oscillation Stop/Restart Detect Function

- In the following cases, set the CM20 bit to 0 (oscillation stop/restart detect function disabled), and then change the setting of each bit.
  - When the CM05 bit is set to 1 (main clock stopped)
  - When the CM10 bit is set to 1 (stop mode)
- To enter wait mode while using the oscillation stop/restart detect function, set the CM02 bit to 0 (peripheral function clock f1 not turned off during wait mode).
- This function cannot be used if the main clock frequency is 2 MHz or lower. In that case, set the CM20 bit to 0 (oscillation stop/restart detect function disabled).
- While the CM27 bit is 1 (oscillation stop/restart detect interrupt), when the FRA01 bit is 1 (40 MHz on-chip oscillator selected), set the FRA00 bit to 1 (40 MHz on-chip oscillator on). (Do not set the FRA00 bit to 0 while FRA01 bit is 1, and vice versa.)

# 9. Power Control

# 9.1 Introduction

This chapter describes how to reduce the amount of current consumption.

# 9.2 Registers

Refer to 8. "Clock Generator" for the clock-related registers.

#### Table 9.1 Registers

Address	Register	Symbol	Reset Value
			0000 0001b
0220h	Flash Memory Control Register 0	FMR0	(Other than user boot mode)
			0010 0001b (User boot mode)
0222h	Flash Memory Control Register 2	FMR2	XXXX 0000b

# 9.2.1 Flash Memory Control Register 0 (FMR0)

Flash Memory Contr	rol Regist	er 0		
b7 b6 b5 b4 b3 b2 b1 b0	Symbo FMR0		Address After Reset 0220h 0000 0001b (other than use 0010 0001b (user boot moo	
	Bit Symbol	Bit Name	Function	RW
	FMR00	RY/BY status flag	0 : Busy (being written or erased) 1 : Ready	RO
	FMR01	CPU rewrite mode select bit	0 : CPU rewrite mode disabled 1 : CPU rewrite mode enabled	RW
	FMR02	Lock bit disable select bit	0 : Lock bit enabled 1 : Lock bit disabled	RW
	FMSTP	Flash memory stop bit	0 : Flash memory operation enabled 1 : Flash memory operation stopped (low power-mode, flash memory initialized)	RW
	 (b4)	Reserved bit	Set to 0	RW
	 (b5)	Reserved bit	Set to 0 in other than user boot mode Set to 1 in user boot mode	RW
	FMR06	Program status flag	0 : Completed as expected 1 : Completed in error	RO
	FMR07	Erase status flag	0 : Completed as expected 1 : Completed in error	RO

# FMR01 (CPU rewrite mode select bit) (b1)

To set the FMR01 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers occur between writing 0 and 1.

In EW0 mode, write to this bit by a program in any area other than the flash memory. Enter read array mode first to set this bit to 0.

# FMSTP (Flash memory stop bit) (b3)

Write to the FMSTP bit by a program in any area other than the flash memory.

The FMSTP bit is enabled when the FMR01 bit is 1 (CPU rewrite mode). When the FMR01 bit is 0, although the FMSTP bit can be set to 1, the flash memory is neither placed in low power mode nor initialized.

When the FMR23 bit is 1 (low current consumption read mode enabled), do not set the FMSTP bit to 1 (flash memory stopped). Also, when the FMSTP bit is 1, do not set the FMR23 bit to 1.

# 9.2.2 Flash Memory Control Register 2 (FMR2)

Symbo FMR:		Address 0222h	After Reset XXXX 0000b
Bit Symbol	Bit Name	Function	RW
 (b1-b0)	Reserved bits	Set to 0	RW
 FMR22	Slow read mode enable bit	0 : Disabled 1 : Enabled	RW
FMR23	Low current consumption read mode enable bit	0 : Disabled 1 : Enabled	RW
 (b7-b4)	No register bits. If necessa undefined.	ary, set to 0. When read, the read val	ue is

# FMR22 (Slow read mode enable bit) (b2)

This bit enables mode which reduces the amount of current consumption when reading the flash memory. When rewriting the flash memory (CPU rewrite mode), set the FMR22 bit to 0 (slow read mode disabled).

To set the FMR22 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers occur between writing 0 and 1.

Set the FMR23 bit to 1 (low current consumption read mode enabled) after the FMR22 bit is set to 1 (slow read mode enabled). Also, set the FMR22 bit to 0 (slow read mode disabled) after the FMR23 bit is set to 0 (slow read mode disabled). Do not change the FMR22 bit and FMR23 bit at the same time.

#### FMR23 (Low current consumption read mode enable bit) (b3)

When this bit is enabled, the slow read mode reduces the amount of current consumption when reading the flash memory. When rewriting the flash memory (CPU rewrite mode), set the FMR23 bit to 0 (slow read mode disabled).

Low current consumption read mode can be used when the CM07 bit in the CM0 register is 1 (sub clock used as CPU clock). When the CM07 bit is 0, set the FMR23 bit to 0 (slow read mode disabled).

To set the FMR23 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers occur between writing 0 and 1.

Set the FMR23 bit to 1 (low current consumption read mode enabled) after the FMR22 bit is set to 1 (slow read mode enabled). Also, set the FMR22 bit to 0 (slow read mode disabled) after the FMR23 bit is set to 0 (slow read mode disabled). Do not change bits FMR22 and FMR23 at the same time.

When the FMR23 bit is 1, do not set the FMSTP bit in the FMR0 register to 1 (flash memory stopped). Also, when the FMSTP bit is 1, do not set the FMR23 bit to 1.

When the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled), do not enter wait mode or stop mode. To enter wait mode or stop mode, set the FMR23 bit to 0 (low current consumption read mode disabled) before entering.

## 9.3 Clock

The amount of current consumption correlates with the number of operating clocks and frequency. If there are fewer operating clocks and a lower frequency, current consumption will be low.

Normal operating mode, wait mode, and stop mode are provided to control power consumption. All mode states, except wait mode and stop mode, are referred to as normal operating mode in this document.

## 9.3.1 Normal Operating Mode

In normal operating mode, because both the CPU clock and the peripheral function clocks are supplied, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the higher the processing capability. The lower the CPU clock frequency, the lower the power consumption in the chip. If unnecessary oscillator circuits are stopped, power consumption is further reduced.

#### 9.3.1.1 High-Speed Mode and Medium-Speed Mode

In high-speed mode, the main clock divided by 1 (no division) is used as the CPU clock.

In medium-speed mode, the main clock divided by 2, 4, 8 or 16 is used as the CPU clock.

f1 with the same frequency of the main clock divided by 1 is used as the peripheral function clocks in both high-speed and medium-speed modes. When fC is supplied, fC and fC32 can be used as the peripheral function clocks. When fOCO-S is supplied, it can be used as the peripheral function clocks. When fOCO-F are supplied, they can be used as the peripheral function clocks.

# 9.3.1.2 40 MHz On-Chip Oscillator Mode

The fOCO-F clock divided by 1 (no division), 2, 4, 8 or 16 is used as the CPU clock. f1 with the same frequency of the fOCO-F clock divided by 1 is used as the peripheral function clocks.

When fC is supplied, fC and fC32 can be used as the peripheral function clocks. When fOCO-S is supplied, it can be used as the peripheral function clocks. fOCO40M and fOCO-F can be used as the peripheral function clocks.

# 9.3.1.3 125 kHz On-Chip Oscillator Mode

The fOCO-S clock divided by 1 (no division), 2, 4, 8 or 16 is used as the CPU clock. f1 with the same frequency of the fOCO-S clock divided by 1 is used as the peripheral function clocks.

When fC is supplied, fC and fC32 can be used as the peripheral function clocks. fOCO-S can be used as the peripheral function clocks. When fOCO40M and fOCO-F are supplied, they can be used as the peripheral function clocks.

# 9.3.1.4 125 kHz On-Chip Oscillator Low Power Mode

The main clock and fOCO-F are turned off after the MCU enters 125 kHz on-chip oscillator mode. The fOCO-S clock divided by 1 (no division), 2, 4, 8 or 16 is used as the CPU clock. f1 with the same frequency of the fOCO-S clock divided by 1 is used as the peripheral function clocks.

When fC is supplied, fC and fC32 can be used as the peripheral function clocks. fOCO-S can be used as the peripheral function clocks.

# 9.3.1.5 Low-Speed Mode

fC divided by 1 (no division) or 2 is used as the CPU clock.

When the CM21 bit is 0 (main clock), f1 with the same frequency of the main clock divided by 1 is used as the peripheral function clocks. When the CM21 bit is 1 (on-chip oscillator clock) and the FRA01 bit is 0 (125 kHz on-chip oscillator), f1 with the same frequency as the fOCO-S clock divided by 1 is used as the peripheral function clocks. When the CM21 bit is 1 (on-chip oscillator clock) and the FRA01 bit is 1 (40 MHz on-chip oscillator), f1 with the same frequency as the fOCO-F clock divided by 1 is used as the peripheral function clocks.

fC and fC32 can be used as the peripheral function clocks. When fOCO-S is supplied, it can be used as the peripheral function clocks. When fOCO40M and fOCO-F are supplied, they can be used as the peripheral function clocks.

# 9.3.1.6 Low Power Mode

The main clock and fOCO-F are stopped after the MCU enters low-speed mode. fC divided by 1 (no division) or 2 is used as the CPU clock. When the CM21 bit is 1 (on-chip oscillator clock) and the FRA01 bit is 0 (125 kHz on-chip oscillator clock), f1 with the same frequency as the fOCO-S clock divided by 1 is used as the peripheral function clocks.

fC and fC32 can be used as the peripheral function clocks. When fOCO-S is supplied, it can be used as the peripheral function clocks.

When this mode is selected, the CM06 bit in the CM0 register simultaneously becomes 1 (divide-by-8 mode). In low power mode, do not change the CM06 bit. Consequently, select the divide-by-8 mode when any clock (except the sub clock) is used for the next operation.

		Peripheral Clo	ocks		
Mode	CPU Clock	f1	fC, fC32	fOCO-S	fOCO-F fOCO40M
High-speed	Main clock				
mode	divided by 1 (1)	Main clock divided by 1	Enabled	Enabled	Enabled
Medium-speed	Main clock		(2)	(3)	(4)
mode	divided by n (1)				
40 MHz on- chip oscillator mode	fOCO-F divided by n <sup>(1)</sup>	fOCO-F divided by 1	Enabled (2)	Enabled (3)	Enabled
125 kHz on- chip oscillator mode	fOCO-S divided by n <sup>(1)</sup>	fOCO-S divided by 1	Enabled (2)	Enabled	Enabled (4)
125 kHz on- chip oscillator low power mode	fOCO-S divided by n <sup>(1)</sup>	fOCO-S divided by 1	Enabled (2)	Enabled	Disabled
Low-speed mode	fC divided by n (6)	Any of the following: Main clock divided by 1 (when the CM21 is 0) <sup>(5)</sup> fOCO-F divided by 1 (when the CM21 is 1 and the FRA01 is 1) <sup>(4)</sup> fOCO-S divided by 1 (when the CM21 is 1 and the FRA01 is 0) <sup>(3)</sup>	Enabled	Enabled (3)	Enabled (4)
Low power mode	fC divided by n (6)	fOCO-S divided by 1 (when the CM21 is 1 and the FRA01 is 0) (3)	Enabled	Enabled (3)	Disabled

Table 9.2	Clocks in Normal Operating Mode
-----------	---------------------------------

CM21 : Bit in the CM2 register

FRA01 : Bit in the FRA0 register

Notes:

1. Select by setting the CM06 bit in the CM0 register and bits CM17 to CM16 in the CM1 register.

- 2. When fC is supplied.
- 3. When fOCO-S is supplied.
- 4. When fOCO40M and fOCO-F are supplied.
- 5. When the main clock is supplied.
- 6. Select by setting bits SMC01 and SMC00 in the SCM0 register.

Mode	CM2 Register	CM1 Register	CM1 Register CM0 Register FRA0 F			Register		
wode	CM21	CM14	CM07	CM05	CM04	CM03	FRA01	FRA00
High-speed mode, medium-speed mode	0	-	0	0	-	-	-	-
40 MHz on-chip oscillator mode	1	-	0	-	-	-	1	1
125 kHz on-chip oscillator mode	1	0	0	0 (1)	-	-	0	1 (1)
125 kHz on-chip oscillator low power mode	1	0	0	1	-	-	0	0
Low-speed mode	-	-	1	0 (1)	1	0	-	1 (1)
Low power mode	-	-	1	1	1	0	-	0

#### Table 9.3 **Clock-Related Bit Setting and Modes**

Note:

Both or either the main clock and fOCO-F are oscillated. 1.

#### Table 9.4 Selecting Clock Division Related Bits (1)

Division	CM1 Register	CM0 Register
DIVISION	Bits CM17 to CM16	CM16 bit
No division <sup>(2)</sup>	00b	0
Divide-by-2	01b	0
Divide-by-4	10b	0
Divide-by-8	-	1
Divide-by-16	11b	0

Notes:

While in high-speed mode, medium-speed mode, 125 kHz on-chip oscillator mode, or 125 kHz on-1. chip oscillator low power mode.

Select divide-by-1 (no division) in high-speed mode. 2.

#### Table 9.5 Example Settings for 40 MHz On-Chip Oscillator Mode Division Related Bits

Division	CPU Clock Frequency	CM1 Register	CM0 Register
DIVISION	CFO Clock Frequency	Bits CM17 and CM16	CM06 bit
Divide-by-2 (fOCO divided by 1)	Approx. 20 MHz	00b (no division)	0
Divide-by-4 (fOCO divided by2)	Approx. 10 MHz	01b (divide-by-2)	0
Divide-by-8 (fOCO divided by 4)	Approx. 5 MHz	10b (divide-by-4)	0
Divide-by-16 (fOCO divided by 8)	Approx. 2.5 MHz	-	1 (divide-by-8)
Divide-by-32 (fOCO divided by 16)	Approx. 1.25 MHz	11b (divide-by-16)	0

#### Table 9.6 Example Settings for Low-Speed Mode and Low-Power Mode Division Related Bits

Division	SCM0 Register
DIVISION	SCM01 and SCM00
No division	00b
Divide-by-2	01b

# 9.3.2 Clock Mode Transition Procedure

Figure 9.1 shows Clock Mode Transition. Arrows indicate possible mode transitions.




Figure 9.1 Clock Mode Transition

To start or stop clock oscillations, or to change modes in normal operating mode, follow the instructions below.

- Enter a different mode after the clock for that mode stabilizes completely.
- When stopping a clock, do it after mode transition is completed. Do not stop the clock at the same time as mode transition.
- To change the mode, follow procedures a and d to i listed below. To access registers and bits, refer to 9.2 "Registers". Letters a and d to i correspond to those in Figure 9.1 "Clock Mode Transition".
- For oscillator start and stop, refer to 8.3.1 "Main Clock" to 8.3.5 "Sub Clock (fC)".

- a. Entering high-speed mode or medium-speed mode from 40 MHz on-chip oscillator mode, 125 kHz on-chip oscillator mode, or low-speed mode
  - (1) Select the main clock and wait until the oscillation stabilizes. Refer to 8.3.1 "Main Clock".
  - (2) Set the CM06 bit to 1 (divide-by-8 mode).
  - (3) Set the CM21 bit to 0 and the CM07 bit to 0 (main clock selected as CPU clock source).
- b. Entering 40 MHz on-chip oscillator mode from high-speed mode, medium-speed mode, or 125 kHz on-chip oscillator mode
  - (1) Select the 40 MHz on-chip oscillator and wait until the oscillation stabilizes. Refer to 8.3.3 "fOCO-F".
  - (2) Set the CM06 bit to 1 (divide-by-8 mode).
  - (3) Set the FRA01 bit to 1 (40 MHz on-chip oscillator).
  - (4) Set the CM21 bit to 1 (on-chip oscillator clock selected as CPU clock source).
  - (5) Set the CM07 bit to 0 (main clock or on-chip oscillator clock selected as CPU clock source).
- c. Entering 125 kHz on-chip oscillator mode from high-speed mode, medium-speed mode, or low-speed mode
  - (1) Select the 125 kHz on-chip oscillator and wait until the oscillation stabilizes. Refer to 8.3.4 "125 kHz On-Chip Oscillator Clock (fOCO-S)".
  - (2) Set the FRA01 bit to 0 (125 kHz on-chip oscillator).
  - (3) Set the CM21 bit to 1 (on-chip oscillator clock selected as CPU clock source).
  - (4) Set the CM07 bit to 0 (main clock or on-chip oscillator clock selected as CPU clock source).
- d. Entering low-speed mode from high-speed mode, medium-speed mode, or 125 kHz on-chip oscillator mode
  - (1) Select the sub clock and wait until the oscillation stabilizes. Refer to 8.3.5 "Sub Clock (fC)".
  - (2) Select the division ratio by bits SCM10 to SCM00 in the SCM0 register.
  - (3) Set the CM07 bit to 1 (sub clock selected as CPU clock source).
- e. Entering 125 kHz on-chip oscillator low power mode from 125 kHz on-chip oscillator mode Entering low power mode from low-speed mode

Follow both or either of the procedures below (in no particular order).

- (1) Stop the main clock. Refer to 8.3.1 "Main Clock"
- (2) Stop the 40 MHz on-chip oscillator. Refer to 8.3.3 "fOCO-F".
- f. Entering 125 kHz on-chip oscillator mode from 125 kHz on-chip oscillator low power mode Entering low-speed mode from low power mode

Follow both or either of the procedures below (in no particular order).

- (1) Select the main clock and wait until the oscillation stabilizes. Refer to 8.3.1 "Main Clock".
- (2) Select the 40 MHz on-chip oscillator and wait until the oscillation stabilizes. Refer to 8.3.3 "fOCO-F".
- g. Entering 125 kHz on-chip oscillator mode from 40 MHz on-chip oscillator mode
  - (1) Select the 125 kHz on-chip oscillator and wait until the oscillation stabilizes. Refer to 8.3.4 "125 kHz On-Chip Oscillator Clock (fOCO-S)".
  - (2) Set the CM06 bit to 1 (divide-by-8 mode).
  - (3) Set the FRA01 bit to 0 (125 kHz on-chip oscillator).
  - (4) Set the CM21 bit to 1 (on-chip oscillator clock selected as CPU clock source).
  - (5) Set the CM07 bit to 0 (main clock or on-chip oscillator clock selected as CPU clock source).

#### 9.3.3 Wait Mode

In wait mode, the CPU clock, CPU, watchdog timer, and  $\overline{\text{NMI}/\text{SD}}$  digital filter are turned off as they are operated by the CPU clock. However, if the CSPRO bit in the CSPR register is 1 (count source protection enabled), the watchdog timer remains active. Because the main clock, fOCO-F, fOCO-S, and fC do not stop, the peripheral functions using these clocks keep operating.

# 9.3.3.1 Peripheral Function Clock Stop Function

When the CM02 bit is 1 (peripheral function clock f1 turned off during wait mode), the f1 clock is turned off while in wait mode, and power consumption is reduced. However, all the peripheral clocks except f1 (i.e. fOCO40M, fOCO-F, fOCO-S, fC, and fC32) do not stop.

# 9.3.3.2 Entering Wait Mode

The MCU enters wait mode by executing a WAIT instruction.

# 9.3.3.3 Pin Status in Wait Mode

Table 9.7 lists Pin Status in Wait Mode.

	Pin	Memory Expansion Mode Microprocessor Mode	Single-Chip Mode	
A0 to A19, D0 to D15, CS0 to CS3, BHE		Retains the status just prior to entering wait mode		
$\overline{RD}, \overline{WR}, \overline{WF}$	RE, WRH	High	Cannot be used as a bus control pin	
HLDA, BCLK	ζ	High		
ALE		Low		
I/O ports		Retains the status just prior to entering wait mode	Retains the status just prior to entering wait mode	
	fC selected		Does not stop	
CLKOUT f1, f8, f32 selected		Cannot be used as a CLKOUT pin	Does not stop when the CM02 bit is 0. When the CM02 bit is 1, the status immediately prior to entering wait mode is retained.	

#### Table 9.7Pin Status in Wait Mode

# 9.3.3.4 Exiting Wait Mode

The MCU exits wait mode by a reset or interrupt. Table 9.8 lists Resets and Interrupts to Exit Wait Mode and Conditions for Use.

The peripheral function interrupts are affected by the CM02 bit. When the CM02 bit is 0 (peripheral function clock f1 not turned off in wait mode), peripheral function interrupts can be used to exit wait mode. When the CM02 bit is 1 (peripheral function clock f1 turned off in wait mode), the peripheral functions using the peripheral function clock f1 stop operating, so that the peripheral functions activated by external signals and the peripheral function clocks except f1 (fOCO40M, fOCO-F, fOCO-S, fC, fC32) can be used to exit wait mode.

fOCO-S is also used for the digital filter in the voltage detector, so the MCU exits wait mode when the digital filter is disabled or when fOCO-S is supplied.

Interrupt, Reset		Conditions for Use			
			CM02 = 0	CM02 = 1	
		INT	Usable	Usable	
		Key input	Usable	Usable	
Interrupt	Peripheral function interrupt	Timer A, timer B	Usable in all modes	Usable when fOCO-F, fOCO-S or fC32 is supplied and is used as count source. Usable when counting external signals in event counter mode.	
		Remote control signal receiver	Usable	Usable when fC is supplied and is used as count source. Usable when fOCO-F, fOCO-S, or fC32 is supplied and is used as count source for timer B1 or B2, and timer B1 or B2 underflow is used as count source for remote control signal receiver.	
		Serial interface	Usable in internal clock or external clock	Usable in external clock The internal clock can be used when fOCO-F is supplied and the internal clock is operated by fOCO-F	
		Multi-master I <sup>2</sup> C-bus interface	Both I <sup>2</sup> C-bus interface interrupt and SCL/SDA interrupt are usable	SCL/SDA interrupt is usable	
		CEC function	Usable	Usable when fC is supplied and is used as count source.	
		A/D converter	Usable in one-shot mode or single sweep mode	Usable when fOCO40M is supplied and is used as fAD in one-shot mode or single sweep mode	
		Real-time clock	Usable when fC is supplied		
	Voltage detection 1, Voltage detection 2		Usable when the digital filter is disabled or fOCO-S is supplied		
	NMI		Usable when the digital filter is disabled (bits NMIDF2 to NMIDF0 in the NMIDF register are 000b)		
	Hardware reset		Usable		
Reset	Voltage de	tection 0 reset, tection 1 reset, tection 2 reset	Usable when the digital filter is disabled or fOCO-S is supplied		
	Watchdog timer		Usable when count source protection mode is enabled (the CSPRO bit in the CSPR register is 1).		

When the MCU exits wait mode by hardware reset, voltage monitor 0 reset, voltage monitor 1 reset, voltage monitor 2 reset, watchdog timer reset,  $\overline{\text{NMI}}$  interrupt, voltage monitor 1 interrupt, or voltage monitor 2 interrupt, set bits ILVL2 to ILVL0 in the interrupt control registers for the peripheral function interrupt to 000b (interrupt disabled) before executing the WAIT instruction.

When the MCU exits wait mode by peripheral function interrupts, make the following settings before executing the WAIT instruction:

- Set the interrupt priority level of bits ILVL2 to ILVL0 in the interrupt control register for peripheral function interrupts which are used to exit wait mode.
   Set bits ILVL2 to ILVL0 in all other interrupt control registers, for peripheral function interrupts not used to exit wait mode, to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Start operating the peripheral functions used to exit wait mode.

When exiting wait mode by means of an interrupt, an interrupt routine is performed after an interrupt request is generated, and then the CPU clock is supplied again.

When the MCU exits wait mode by an interrupt, the CPU clock is the same CPU clock used while executing the WAIT instruction.

# 9.3.4 Stop Mode

In stop mode, all oscillator circuits, the CPU clock, and peripheral function clocks are stopped. Therefore, the CPU and the peripheral functions using these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to pins VCC1 and VCC2 is VRAM or greater, the contents of internal RAM are retained. When applying 1.8 V or less to pins VCC1 and VCC2, make sure VCC1  $\geq$  VCC2  $\geq$  VRAM.

However, the peripheral functions activated by external signals keep operating.

# 9.3.4.1 Entering Stop Mode

The MCU enters stop mode by setting the CM10 bit in the CM1 register to 1 (all clocks turned off). At the same time, the CM06 bit in the CM0 register becomes 1 (divide-by-8 mode), and the CM15 bit in the CM1 register becomes 1 (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit to 0 (oscillator stop/restart detect function disabled).

## 9.3.4.2 Pin Status in Stop Mode

Table 9.9 lists Pin Status in Stop Mode.

Pin	Memory Expansion Mode Microprocessor Mode	Single-Chip Mode	
A0 to A19, D0 to D15, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ , $\overline{\text{BHE}}$	Retains status just prior to stop mode		
$\overline{RD}, \overline{WR}, \overline{WRL}, \overline{WRH}$	High	Cannot be used as bus control pin	
HLDA, BCLK	High		
ALE	Undefined		
I/O ports	Retains status just prior to stop mode	Retains status just prior to stop mode	
CLKOUT f1, f8, f32, fC selected	Cannot be used as CLKOUT pin	Retains status just prior to stop mode	
XOUT	High	High	
XCIN, XCOUT	High-impedance		

Table 9.9	Pin Status i	n Stop Mode
-----------	--------------	-------------

## 9.3.4.3 Exiting Stop Mode

Use a reset or an interrupt to exit stop mode. Table 9.10 lists Resets and Interrupts to Exit Stop Mode and Conditions for Use.

	Interrupt, Reset		Conditions for Use
		INT	Usable
		Key input	Usable
	Peripheral function	Timer A, timer B	Usable when counting external signals in event counter mode
	interrupt	Serial interface	Usable when an external clock is selected
Interrupt	Multi mostor 120 bus		SCL/SDA interrupt is usable
Inte	Voltage detection 1 interrupt		Usable when the digital filter is disabled (VW1C1 bit in the VW1C register is 1)
	Voltage detection 2 interrupt		Usable when the digital filter is disabled (VW2C1 bit in the VW2C register is 1)
	NMI		Usable when the digital filter is disabled (bits NMIDF2 to NMIDF0 in the NMIDF register are 000b)
set	Hardware reset		Usable
Rese	Voltage detection 0 reset		Usable when the digital filter is disabled (VW0C1 bit in the VW0C register is 1)

 Table 9.10
 Resets and Interrupts to Exit Stop Mode and Conditions for Use

To exit stop mode by using hardware reset, voltage monitor 0 reset,  $\overline{\text{NMI}}$  interrupt, voltage monitor 1 interrupt, or voltage monitor 2 interrupt, set bits ILVL2 to ILVL0 in the interrupt control registers for the peripheral function interrupt to 000b (interrupt disabled) before setting the CM10 bit to 1.

To use a peripheral function interrupt to exit stop mode, set the CM10 bit to 1 after the following settings are completed.

(1) Set the interrupt priority level of bits ILVL2 to ILVL0 in the interrupt control register for peripheral function interrupts which are used to exit stop mode.

Set bits ILVL2 to ILVL0 in all other interrupt control registers, for peripheral function interrupts not used to exit stop mode, to 000b (interrupt disabled).

- (2) Set the I flag to 1.
- (3) Start operating the peripheral functions used to exit stop mode.

When exiting stop mode by means of a peripheral function interrupt, an interrupt routine is performed after an interrupt request is generated and then the CPU clock is supplied again.

When stop mode is exited by means of an interrupt, the CPU clock source varies depending on the CPU clock source setting before the MCU had entered stop mode. Table 9.11 lists CPU Clock After Exiting Stop Mode.


CPU Clock Before Entering Stop Mode	CPU Clock After Exiting Stop Mode	
Main clock divided by 1 (no division), 2, 4, 8 or 16	Main clock divided by 8	
fOCO-S divided by 1 (no division), 2, 4, 8 or 16	fOCO-S divided by 8	
fOCO-F divided by 1 (no division), 2, 4, 8 or 16	fOCO-F divided by 8	
fC divided by 1 (no division), 2, or 4	fC divided by 1 (no division), 2, or 4	

Table 9.11 CPU Clock After Exiting Stop Mode

# 9.4 Power Control in Flash Memory

## 9.4.1 Stopping Flash Memory

When the flash memory is stopped, current consumption is reduced. Execute a program in any area other than the flash memory. Figure 9.2 shows Stop and Restart of the Flash Memory. Follow the flowchart of Figure 9.2.



### 9.4.2 Reading Flash Memory

Current consumption while reading the flash memory can be reduced by using bits FMR22 and FMR23.

## 9.4.2.1 Slow Read Mode

Slow read mode can be used when f(BCLK) is below or equal to f(SLOW\_R). Figure 9.3 shows Setting and Canceling Slow Read Mode.




Figure 9.3 Setting and Canceling Slow Read Mode

## 9.4.2.2 Low Current Consumption Read Mode

Low current consumption read mode can be used when the CM07 bit in the CM0 register is 1 (sub clock used as CPU clock). Figure 9.4 shows Setting and Canceling Low Current Consumption Read Mode.




Figure 9.4 Setting and Canceling Low Current Consumption Read Mode

## 9.5 Reducing Power Consumption

To reduce power consumption, refer to the following descriptions when designing a system or writing a program.

# 9.5.1 Ports

The MCU retains the state of each I/O port even when it enters wait mode or stop mode. A current flows in the active output ports. A shoot-through current flows to the input ports in the high-impedance state. When entering wait mode or stop mode, set unused ports to input and stabilize the potential.

# 9.5.2 A/D Converter

When not performing A/D conversion, set the PUMPON bit in the ADCON1 register to 0 (voltage multiplier OFF) and the ADSTBY bit in the ADCON1 register to 0 (A/D operation stop).

## 9.5.3 D/A Converter

When not performing D/A conversion, set the DAiE bit (i = 0, 1) in the DACON register to 0 (Output disabled) and the DAi register to 00h.

# 9.5.4 Stopping Peripheral Functions

Use the PCLKSTP1 register to stop providing f1 to the peripheral functions not using f1. Use the CM02 bit in the CM0 register to stop the unnecessary peripheral functions while in wait mode.

## 9.5.5 Switching the Oscillation-Driving Capacity

Set the driving capacity to low when oscillation is stable.

#### 9.6 Notes on Power Control

#### 9.6.1 CPU Clock

When switching the CPU clock's clock source, wait until oscillation of the switch destination is stable before switching sources.

#### 9.6.2 Wait Mode

• Insert four or more NOP instructions following the WAIT instruction. When entering wait mode, because the instruction queue prefetches instructions that follow the WAIT instruction, prefetched instructions are sometimes executed prior to the interrupt routine used to exit wait mode.

The following is an example program for entering wait mode:

FSET	I	•
WAIT		; Enter wait mode
NOP		; Insert at least four NOP instructions
NOP		
NOP		
NOP		

• Do not enter wait mode when the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled). To enter wait mode, set the FMR23 bit to 0 (low current consumption read mode disabled) and the FMR01 bit to 0 (CPU rewrite mode disabled), disable DMA transfer, then execute the WAIT instruction.

## 9.6.3 Stop Mode

- When exiting stop mode by hardware reset, drive the RESET pin low until main clock oscillation is stabilized.
- Set the MR0 bit in the TAiMR register (i = 0 to 4) to 0 (pulse not output) when using timer A to exit stop mode.
- When entering stop mode, insert a JMP.B instruction immediately after executing an instruction that sets the CM10 bit in the CM1 register to 1 (stop mode), and then insert at least four NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to 1. Thus, some of the instructions may be executed before the MCU enters stop mode or before the interrupt routine for returning from stop mode.

The following is an example program for entering stop mode:

Program Example:	FSET	1	
	BSET	0, CM1	; Enter stop mode
	JMP.B	L2	; Insert a JMP.B instruction
L2:			
	NOP		; At least four NOP instructions
	NOP		
	NOP		
	NOP		

• Do not enter stop mode when the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled). To enter stop mode, execute an instruction to set the CM10 bit in the CM1 register to 1 (stop mode) after setting the FMR23 bit to 0 (low current consumption read mode disabled), setting the FMR01 bit to 0 (CPU rewrite mode disabled), and disabling DMA transfer.

# 9.6.4 Low Current Consumption Read Mode

- Enter low current consumption read mode through slow read mode (see Figure 9.4 "Setting and Canceling Low Current Consumption Read Mode").
- When the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled), do not set the FMSTP bit to 1 (flash memory stopped). Also, when the FMSTP bit is 1, do not set the FMR23 bit to 1.

# **10. Processor Mode**

#### Note

Do not use memory expansion mode and microprocessor mode in the 80-pin package. Also when VCC2 < 2.7 V, do not use memory expansion mode and microprocessor mode.

#### 10.1 Introduction

Single-chip mode, memory expansion mode, or microprocessor mode can be selected for the processor mode. Table 10.1 lists the Processor Mode Features.

Table 10.1 Processor Mode Features

Processor Mode	Access Space	Pins Assigned as I/O Ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins
IMemory expansion mode	SFR, internal RAM, internal ROM, external area <sup>(1)</sup>	Some pins serve as bus control pins <sup>(1)</sup>
Microprocessor mode	SFR, internal RAM, external area <sup>(1)</sup>	Some pins serve as bus control pins (1)
Noto:		

Note:

1. Refer to 11. "Bus" for details.

#### Table 10.2 I/O Pins

Pin Name I/O		Function	
CNVSS	Input	Selects a processor mode	

# 10.2 Registers

#### Table 10.3 Registers

Address	Register	Symbol	Reset Value
0004h	Processor Mode Register 0	PM0	0000 0000b (CNVSS pin is low) 0000 0011b (CNVSS pin is high)
0005h	Processor Mode Register 1	PM1	0000 1000b
0010h	Program 2 Area Control Register	PRG2C	XXXX XX00b

# 10.2.1 Processor Mode Register 0 (PM0)

6 b5 b4 b3 b2 b1 b0	Symbol	Address	After Reset	
	PM0	0004h	0000 0000b (CNVSS pin is lov 0000 0011b (CNVSS pin is hig	
	Bit Symbol	Bit Name	Function	RW
L.	PM00	Processor mode bit	b1 b0 0 0 : Single-chip mode	RW
	PM01	Processor mode bit	0 1 : Memory expansion mode 1 0 : Do not set 1 1 : Microprocessor mode	RW
	PM02	R/W mode select bit	0 : RD, BHE, WR 1 : RD, WRH, WRL	RW
	PM03	Software reset bit	Setting this bit to 1 resets the MCU. When read, the read value is 0.	RW
	PM04	Multiplexed bus space select	b5 b4 0 0 : Multiplexed bus is not used (separate bus in the entire CS space)	RW
	PM05	bit	<ul> <li>0 1 : Allocated to CS2 space</li> <li>1 0 : Allocated to CS1 space</li> <li>1 1 : Allocated to the entire CS space</li> </ul>	RW
	PM06	Port P4_0 to P4_3 function select bit	0 : Address output 1 : Port function (address is not output)	RW
	PM07	BCLK output disable bit	0 : BCLK is output 1 : BCLK is not output (pin becomes high-impedance)	RW

Rewrite this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). Bits PM01 to PM00 do not change at software reset, watchdog timer reset, oscillator stop detect reset, voltage monitor 1 reset, and voltage monitor 2 reset.

## PM01 to PM00 (Processor mode bit) (b1 to b0)

Do not rewrite bits PM01 to PM00 and PM07 to PM02 at the same time.

# 10.2.2 Processor Mode Register 1 (PM1)

b6 b5 b4 b3 b2 b1 b0				
	Symbol PM1	Address 0005h	After Reset 0000 1000b	
	Bit Symbol	Bit Name	Function	RW
	PM10	CS2 area switch bit (data flash enable bit)	0 : CS2 (0E000h to 0FFFFh ) 1 : Data flash (0E000h to 0FFFFh)	RW
	PM11	Port P3_7 to P3_4 function select bit	0 : Address output 1 : Port function	RW
	PM12	Watchdog timer function select bit	0 : Watchdog timer interrupt 1 : Watchdog timer reset	RW
	PM13	Internal area expansion bit 0	Refer to the bit explanation below "PM13 (Internal Area Expansion Bit 0) (b3)"	RW
	PM14		b5 b4 0 0 : 1-Mbyte mode (no expansion) 0 1 : Do not set	RW
	PM15	Memory area expansion bit	1 0 : Do not set 1 1 : 4-Mbyte mode	RW
L	 (b6)	Reserved bit	Set to 0	RW
	PM17	Wait bit	0 : No wait state 1 : Wait state (1 wait)	RW

Rewrite this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). The PM12 bit becomes 1 by setting it to 1. Setting it to 0 has no effect.

# PM10 ( $\overline{CS2}$ area switch bit (data flash enable bit)) (b0)

This bit is used to select the function of addresses 0E000h to 0FFFFh. Table 10.4 lists Data Flash (Addresses 0E000h to 0FFFFh).

#### Table 10.4 Data Flash (Addresses 0E000h to 0FFFFh)

PM10 Bit in PM1 Register		0	1
	Single-chip mode	Reserved area	Data flash
Processor Mode	Memory expansion mode	External area	Data flash
	Microprocessor mode	External area	Reserved area

Data flash includes block A (addresses 0E000h to 0EFFFh) and block B (addresses 0F000h to 0FFFFh). When data flash is selected by the setting of the PM10 bit, both block A and block B can be used.

The PM10 bit becomes 1 while the FMR01 bit in the FMR0 register is 1 (CPU rewrite mode).

## PM13 (Internal area expansion bit 0) (b3)

This bit is used to select the range of the RAM, program ROM 1, and external area.

When the PM13 bit is 0, the size of the RAM and program ROM 1 is limited, but a wide range can be selected for the external area.

When the PM13 bit is 1, the entire RAM and addresses 80000h to CFFFFh in program ROM 1 are available. Table 10.5 lists the PM13 Bit Functions and Table 10.6 lists Functions of Addresses 80000h to CFFFFh.

	Access Area		Bit Setting		
ALLESS AIEd		a	PM13 = 0	PM13 = 1	
Internal	RAM		Addresses 00400h up to 03FFFh (15 KB) are available (addresses 04000h to 0CFFFh cannot be used).	The entire area is available.	
Program R		OM 1	Addresses D0000h up to FFFFFh (192 KB) are available.	Addresses 80000h up to FFFFh are available.	
	Memory expansion	04000h to 0CFFFh	Usable	Reserved	
External	mode	80000 to CFFFFh	Usable	Reserved	
N p	Micro-	04000h to 0CFFFh	Usable	Reserved	
	processor mode	80000 to CFFFFh	Usable	Usable	

### Table 10.5 PM13 Bit Functions


PM13: Bit in the PM1 register

#### Table 10.6Functions of Addresses 80000h to CFFFFh

PM13 Bit in PM1 Register		0	1
	Single-chip mode	Reserved area	Program ROM 1 (when program ROM 1 exists)
Processor Mode	Memory expansion mode		if not, reserved area
	Microprocessor mode	External area	External area

The PM13 bit becomes 1 while the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode).

# 10.2.3 Program 2 Area Control Register (PRG2C)



Rewrite this register after setting the PRC6 bit in the PRCR register to 1 (write enabled).

# PRG2C0 (Program ROM 2 disable bit) (b0)

This bit is used to select the function of addresses 10000h to 13FFFh. Table 10.7 lists Program ROM 2 (Addresses 10000h to 13FFFh).

#### Table 10.7 Program ROM 2 (Addresses 10000h to 13FFFh)

PRG2C0 Bit in PRG2C Register		0	1
	Single-chip mode	Program ROM 2	Reserved area
Processor Mode	Memory expansion mode	Program ROM 2	External area
	Microprocessor mode	Reserved area	External area

Program ROM 2 includes the on-chip debugger monitor area and user boot code area (refer to 30.7 "User Boot Function").

# 10.3 Operations

#### 10.3.1 Processor Mode Settings

Processor mode is set by using the CNVSS pin and bits PM01 to PM00 in the PM0 register. In hardware reset, power-on reset, or voltage monitor 0 reset, the processor mode is selected by the CNVSS pin input level. Table 10.8 lists Processor Mode after Hardware Reset, Power-On Reset, or Voltage Monitor 0 Reset.

CNVSS Pin Input Level	Processor Mode	Bits PM01 to PM00 in the PM0 Register	
VSS	Single-chip mode	00b (single-chip mode)	
VCC1	Microprocessor mode	11b (microprocessor mode)	


Rewriting bits PM01 to PM00 places the MCU in the mode corresponding to bits PM01 to PM00 regardless of whether the input level of the CNVSS pin is high or low. When VCC1 is applied to the CNVSS pin and then the MCU is reset by hardware reset, power-on reset, or voltage monitor 0 reset, the internal ROM cannot be accessed regardless of the value of bits PM01 to PM00. Table 10.9 lists Bits PM01 to PM00 Set Values and Processor Modes.

Do not rewrite these bits to enter microprocessor mode in the internal ROM, or to exit microprocessor mode in areas overlapping the internal ROM.

#### Table 10.9 Bits PM01 to PM00 Set Values and Processor Modes

Bits PM01 to PM00	Processor Mode
00b	Single-chip mode
01b	Memory expansion mode
10b	Do not set this value.
11b	Microprocessor mode

Figure 10.1 shows Memory Map in Single-Chip Mode.





# 11. Bus

#### Note

Do not use bus control pins for the 80-pin package. Also when VCC2 < 2.7 V, do not use bus control pins.

## 11.1 Introduction

Two types of buses are available:

- Internal bus in the MCU
- External bus which is used to access to external devices in memory expansion mode or microprocessor mode

#### Table 11.1 Bus Specifications

Item	Specification
Internal bus	Used in all processor modes
	Separate bus
internal bus	• 16-bit data bus width
	• 0 or 1 software waits can be inserted
	<ul> <li>Used in memory expansion mode or microprocessor mode</li> </ul>
	<ul> <li>Separate bus or multiplexed bus selectable</li> </ul>
	Data bus width selectable (8 or 16 bits)
	<ul> <li>Number of address buses selectable (12, 16, or 20 buses)</li> </ul>
	• 4 chip select outputs $\overline{CS0}$ to $\overline{CS3}$
External bus	• Combinations of read and write signals selectable (RD, BHE, WR or RD, WRL, WRH)
	• RDY available
	• HOLD, HDLA available
	• 0 to 8 software waits can be inserted
	• Memory area expansion function (up to 4 MB) (Refer to 12. "Memory Space Expansion
	Function")
	• 3 V or 5 V interface


#### 11.2 Registers

Table 11.2 lists bus related registers. Refer to 10. "Processor Mode" for registers PM0 and PM1. Refer to 30. "Flash Memory" for the FMR1 register.

Table 11.2	Registers
------------	-----------

Address	Register	Symbol	Reset Value
	Processor Mode Register 0		0000 0000b
0004h		PM0	(CNVSS pin is low)
000411		PINIU	0000 0011b
			(CNVSS pin is high)
0005h	Processor Mode Register 1	PM1	0000 1000b
0008h	Chip Select Control Register	CSR	01h
0009h	External Area Recovery Cycle Control Register	EWR	XXXX XX00b
0011h	External Area Wait Control Expansion Register	EWC	00h
001Bh	Chip Select Expansion Control Register	CSE	00h
0221h	Flash Memory Control Register 1	FMR1	00X0 XX0Xb

# 11.2.1 Chip Select Control Register (CSR)



# CSiW ( $\overline{CSi}$ wait bit) (i = 0 to 3) (b7-b4)

Set the CSiW bit to 0 (wait state) under the following conditions:

- The  $\overline{\text{RDY}}$  signal is used in the area indicated by  $\overline{\text{CSi}}$ .
- $\bullet$  The multiplexed bus is used in the area indicated by  $\overline{\text{CSi}}.$
- The PM17 bit in the PM1 register is 1 (wait state) in memory expansion mode or microprocessor mode.

When the CSiW bit is 0 (wait state), the number of wait states can be selected using bits CSEi1W to CSEi0W in the CSE register.

# 11.2.2 Chip Select Expansion Control Register (CSE)

7 <u>b6 b5 b4 b3 b2 b1 b0</u>	Symbo CSE	ol Address 001Bh		After Reset 00h	
	Bit Symbol	Bit Name		Function	RW
	CSE00W	CS0 wait expansion bit	b1 b0 0 0: 1 wait $(1\phi + 1\phi)$ 0 1: 2 waits $(1\phi + 2\phi)$		RW
	CSE01W		1 1:S	0 : 3 waits (1∳ + 3∳) 1 : Select wait states by bits EWC01 and EWC00 in the EWC register	RW
	CSE10W	-CS1 wait expansion bit	b3 b2 0 0 : 1 wait (1φ + 1φ) 0 1 : 2 waits (1φ + 2φ)	RW	
	CSE11W		<ol> <li>0: 3 waits (1φ + 3φ)</li> <li>1: Select wait states by bits EWC11 and EWC10 in the EWC register</li> </ol>		RW
	CSE20W	-CS2 wait expansion bit	b5 b4 0 0 : 1 wait (1φ + 1φ) 0 1 : 2 waits (1φ + 2φ)		RW
	CSE21W		1 0:3 1 1:S	0 : 3 waits (1∳ + 3∳) 1 : Select wait states by bits EWC21 and EWC20 in the EWC register	RW
	CSE30W	<u></u>			RW
	CSE31W	CS3 wait expansion bit			RW

Set the CSiW bit (i = 0 to 3) in the CSR register to 0 (wait state) before writing to bits CSEi1W to CSEi0W. To set the CSiW bit to 1 (no wait state), set bits CSEi1W to CSEi0W to 00b first, and then set the CSiW bit to 1.

Do not set bits CSEi1W to CSEi0W to 11b for a multiplexed bus area.


#### **External Area Wait Control Expansion Register (EWC)** 11.2.3

b6 b5 b4 b3 b2 b1 b0	Symbol EWC	Address 0011h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	EWC00		b1 b0 0 0: $2\phi + 3\phi$ 0 1: $2\phi + 4\phi$	RW
	EWC01	CS0 area wait expansion bit	$ \begin{array}{rcl} 0 & 1 & 2\phi + 4\phi \\ 1 & 0 & 3\phi + 4\phi \\ 1 & 1 & 4\phi + 5\phi \end{array} $	RW
	EWC10		b3 b2 0 0: $2\phi + 3\phi$ 0 1: $2\phi + 4\phi$	RW
	EWC11	CS1 area wait expansion bit	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	RW
	EWC20		b5 b4 0 0: $2\phi + 3\phi$	RW
	EWC21	CS2 area wait expansion bit	$\begin{array}{ccc} 0 & 1: 2\phi + 4\phi \\ 1 & 0: 3\phi + 4\phi \\ 1 & 1: 4\phi + 5\phi \end{array}$	RW
	EWC30		b7 b6 0 0: $2\phi + 3\phi$	RW
	EWC31	CS3 area wait expansion bit	$\begin{array}{ccc} 0 & 1 : 2\phi + 4\phi \\ 1 & 0 : 3\phi + 4\phi \\ 1 & 1 : 4\phi + 5\phi \end{array}$	RW

This register can be used as a separate bus area. When bits CSEi1W to CSEi0W in the CSE register are 11b (select wait states by bits EWCi1 to EWCi0), bits EWCi1 to EWCi0 are enabled. (i = 0 to 3) The following is an example of the number of cycles:

Example:  $\frac{2\phi}{4} + \frac{3\phi}{4}$ The number of cycles between the falling edge and the rising edge of the  $\overline{RD}$  or  $\overline{WR}$  signal. Let The number of cycles between bus access start and the falling edge of the  $\overline{RD}$  or  $\overline{WR}$  signal.

# 11.2.4 External Area Recovery Cycle Control Register (EWR)



The EWR register is enabled when bits CSEi1W to CSEi0W in the CSE register are 11b.

### 11.3 Operations

#### 11.3.1 Common Specifications between the Internal Bus and External Bus

#### 11.3.1.1 Reference Clock

Both the internal and external buses operate based on the BCLK. However, the area accessed and wait states affect bus operation. Refer to 11.3.2.1 "Software Wait States of the Internal Bus" and 11.3.5.10 "Software Wait States" for details.

#### 11.3.1.2 Bus Hold

Both the internal and external buses are in a hold state under the following conditions:

- Rewriting the flash memory in EW1 mode while auto-programming or auto-erasing
- Inputting a low-level signal to the HOLD pin in memory expansion mode or microprocessor mode

When the bus is in hold state, the following occur:

- CPU is stopped
- DMAC is stopped
- Watchdog timer is stopped when the CSPRO bit in the CSPR register is 0 (count source protection mode disabled)

Bus use priority is given to bus hold, DMAC, and CPU in descending order. However, if the CPU is accessing an odd address in word units, DMAC cannot gain control of the bus between two separate accesses.

# Bus Hold > DMAC > CPU

Figure 11.1 Bus Use Priority

#### 11.3.2 Internal Bus

The internal bus is used to access the internal area in the MCU.

#### 11.3.2.1 Software Wait States of the Internal Bus

The PM17 bit in the PM1 register, which is a software-wait-related bit, affects both the internal memory and the external area. Table 11.3 lists Bits and Bus Cycles Related to Software Wait States (SFR and Internal Memory).

The data flash of the internal ROM is affected by both the PM17 bit in the PM1 register and the FMR17 bit in the FMR1 register.

		Setting of Software-	Wait-Related Bits	Software Wait		
Area		FMR1 register FMR17 bit	PM1 register PM17 bit	States	Bus Cycle	
SFR		0 or 1	0 or 1	1	2 BCLK cycles (1)	
Internal RAM		0 or 1	0	None	1 BCLK cycle <sup>(1)</sup>	
Internal P		0.01.1	1	1	2 BCLK cycles	
	Program ROM 1	0 or 1	0	None	1 BCLK cycle <sup>(1)</sup>	
Internal	Program ROM 2	0011	1	1	2 BCLK cycles	
ROM			0	0 or 1	1	2 BCLK cycles (1)
	Data flash	Data flash	0	None	1 BCLK cycle	
		I	1	1	2 BCLK cycle	

Note:

1. Status after reset.

#### 11.3.3 External Bus

The external bus is used to access external devices in memory expansion mode or microprocessor mode.

In memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input to and output from external devices. The bus control pins are as follows: A0 to A19, D0 to D15,  $\overline{CS0}$  to  $\overline{CS3}$ ,  $\overline{RD}$ ,  $\overline{WRL}$  / $\overline{WR}$ ,  $\overline{WRH}$  /  $\overline{BHE}$ , ALE,  $\overline{RDY}$ ,  $\overline{HOLD}$ ,  $\overline{HLDA}$ , and BCLK.

#### 11.3.4 External Bus Mode

Multiplexed bus mode or separate bus mode can be selected using bits PM05 to PM04 in the PM0 register. Table 11.4 lists the Difference between Separate Bus and Multiplexed Bus Modes.

#### 11.3.4.1 Separate Bus

In external bus mode, data and address are separate.

#### 11.3.4.2 Multiplexed Bus

In external bus mode, data and address are multiplexed.

- When the input level to the BYTE pin is high (8-bit data bus)
  - D0 to D7 and A0 to A7 are multiplexed.
- When the input level to the BYTE pin is low (16-bit data bus)
   D0 to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed (do not use these pins).
   External devices connected to a multiplexed bus are assigned only even addresses of the MCU.

Pin Name <sup>(1)</sup>	Separate Bus	Multiplexed Bus	
Fill Name (1)	Separate bus	BYTE = high	BYTE = low
P0_0 to P0_7/D0 to D7	D0 to D7	(Note 2)	(Note 2)
P1_0 to P1_7/D8 to D15	D8 to D15	I/O port P1_0 to P1_7	(Note 2)
P2_0/A0 (/D0)	A0		A0
P2_1 to P2_7/A1 to A7 (/ D1 to D7 / D0 to D6)	A1 to A7	A1 to A7 D1 to D7	A1 to A7 D0 to D6
P3_0/A8 (/D7)	A8 X	× A8	X A8 X D7 X

#### Table 11.4 Difference between Separate Bus and Multiplexed Bus Modes

Notes:

1. See Table 11.9 "Pin Functions for Each Processor Mode", for bus control signals not listed above.

2. Depends on the setting of bits PM05 to PM04 in the PM0 register, and area being accessed.

See Table 11.9 "Pin Functions for Each Processor Mode" for details.

### 11.3.5 External Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait states.

### 11.3.5.1 Address Bus

The address bus consists of 20 lines: A0 to A19. The address bus width can be set to 12, 16, or 20 bits using the PM06 bit in the PM0 register, and the PM11 bit in the PM1 register. Table 11.5 lists the Set Value of Bits PM06 and PM11 and the Corresponding Address Bus Widths.

Table 11.5 Set Value of Bits PM06 and PM11 and the Corresponding Address Bus Widths

Bit Set Value <sup>(1)</sup>	Pin Function	Address Bus Width
PM11 = 1	P3_4 to P3_7	12 bits
PM06 = 1	P4_0 to P4_3	12 013
PM11 = 0	A12 to A15	16 bits
PM06 = 1	P4_0 to P4_3	
PM11 = 0	A12 to A15	20 bits
PM06 = 0	A16 to A19	20 bits

Note:

1. Only set the values listed above.

When the processor mode is changed from single-chip mode to memory expansion mode, the address bus is undefined until an external area is accessed.

### 11.3.5.2 Data Bus

When input to the BYTE pin is high (8-bit width), eight lines (D0 to D7) comprise the data bus. When input to the BYTE pin is low (16-bit width), 16 lines (D0 to D15) comprise the data bus. Do not change the input level to the BYTE pin.

### 11.3.5.3 Chip Select Signal

The chip select signals (hereafter referred to as  $\overline{CS}$ ) are output from the  $\overline{CSi}$  pin (i = 0 to 3). These pins can be set to function as I/O ports or as  $\overline{CS}$  using the CSi bit in the CSR register.

In 1-MB mode, the external area can be separated into a maximum of four spaces by the  $\overline{CSi}$  signal. In 4-MB mode, the  $\overline{CSi}$  signal or bank number is output from the  $\overline{CSi}$  pin. Refer to 12. "Memory Space Expansion Function". Figure 11.2 shows Examples of Address Bus and  $\overline{CSi}$  Signal Output in 1-MB Mode.


Access to the internal

ROM or internal RAM

#### Example 1

Accessing the external area indicated by  $\overline{\text{CSj}}$  in the next cycle after accessing the external area indicated by  $\overline{\text{CSi}}$ .

The address bus and chip select signal both change state between these two cycles.



#### Example 3

Example 4

Example 2

not change state.

BCLK

Read signal

Address bus

between these two cycles.

Data bus

CSi

Accessing the internal ROM or internal RAM in the next cycle after accessing the external area indicated by  $\overline{\text{CSi.}}$ 

Access to the external

area indicated by CSi

The chip select signal changes state but the address bus does

Data

Address

Not accessing any area (no instruction prefetch generated) in the

Neither the address bus nor the chip select signal changes state

next cycle after accessing the external area indicated by CSi.

Accessing the external area indicated by  $\overline{\text{CSi}}$  in the next cycle after accessing the external area indicated by the same  $\overline{\text{CSi}}$ .

The address bus changes state but the chip select signal does not change state.




Figure 11.2 Examples of Address Bus and CSi Signal Output in 1-MB Mode

#### 11.3.5.4 Read and Write Signals

When the data bus is 16 bits wide, the read and write signals can be selected based on combinations of  $\overline{\text{RD}}$ ,  $\overline{\text{BHE}}$ , and  $\overline{\text{WR}}$ , or combinations of  $\overline{\text{RD}}$ ,  $\overline{\text{WRL}}$ , and  $\overline{\text{WRH}}$  using the PM02 bit in the PM0 register. When the data bus is 8 bits wide, use combinations of  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{BHE}}$ .

Table 11.6 lists Operation of the  $\overline{RD}$ ,  $\overline{WRL}$  and  $\overline{WRH}$  Signals. Table 11.7 lists Operation of the  $\overline{RD}$ ,  $\overline{WR}$  and  $\overline{BHE}$  Signals.

Data Bus Width	RD	WRL	WRH	Status of External Data Bus
	L	Н	Н	Read data
16-bit	Н	L	Н	Write 1 byte of data to an even address
(BYTE pin input = low)	Н	Н	L	Write 1 byte of data to an odd address
	Н	L	L	Write data to both even and odd addresses

Table 11.6 Operation of the RD, WRL and WRH Signals

Table 11.7	Operation of the	RD, WR and	BHE Signals
------------	------------------	------------	-------------

Data Bus Width	RD	WR	BHE	A0	Status of External Data Bus
	Н	L	L	Н	Write 1 byte of data to an odd address.
10 hit	L	Н	L	Н	Read 1 byte of data from an odd address.
16-bit (BYTE pin	Н	L	Н	L	Write 1 byte of data to an even address.
input = low)	L	Н	Н	L	Read 1 byte of data from an even address.
	Н	L	L	L	Write data to both even and odd addresses.
	L	Н	L	L	Read data from both even and odd addresses.
8-bit (BYTE pin	Н	L	_ (1)	H or L	Write 1 byte of data.
(BTE pin) input = high)	L	Н	_ (1)	H or L	Read 1 byte of data.

Note:

1. Do not use.

#### 11.3.5.5 ALE Signal

The ALE signal is used to latch the address when a multiplexed bus space is accessed. Latch the address at the falling edge of the ALE signal.

When BYTE pin input is high	When BYTE pin input is low
ALE	ALE _
A0/D0 to A7/D7 Address Data	A0 Address
When bits PM05 to PM04 in the PM0 register are 01b or 10b (the m	nultiplexed bus is either the $\overline{CS2}$ or $\overline{CS1}$ area)
A8 to A19	A1/D0 to A8/D7 Address Data
	A9 to A19
When bits PM05 to PM04 in the PM0 register are 11b (the entire $\overline{CS}$	$\overline{S}$ area is the multiplexed bus)
A8 Address	

Figure 11.3 ALE Signal, Address Bus, and Data Bus

#### 11.3.5.6 **RDY** Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input to the  $\overline{\text{RDY}}$  pin is low at the last falling edge of BCLK in the bus cycle, one wait state is inserted in the bus cycle. While in wait state, the following signals retain the state in which they were when the  $\overline{\text{RDY}}$  signal was acknowledged:

A0 to A19, D0 to D15, CS0 to CS3, RD, WRL, WRH, WR, BHE, ALE, HLDA

Then, when input to the  $\overline{\text{RDY}}$  pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 11.4 shows Examples in Which Wait State Was Inserted into Read Cycle by  $\overline{\text{RDY}}$  Signal. To use the  $\overline{\text{RDY}}$  signal, set the corresponding bit (among bits CS3W to CS0W) in the CSR register to 0 (with wait state). When not using the  $\overline{\text{RDY}}$  signal, pull-up the  $\overline{\text{RDY}}$  pin.




Figure 11.4 Examples in Which Wait State Was Inserted into Read Cycle by RDY Signal

### 11.3.5.7 HOLD Signal

This signal is used to transfer control of the bus from the CPU or DMAC to an external circuit. When input to the  $\overline{HOLD}$  pin is pulled low, the bus is placed in a hold state after the current bus access is completed. While the  $\overline{HOLD}$  pin is held low, the bus remains in a hold state. When the bus is in a hold state, the  $\overline{HLDA}$  pin outputs a low-level signal.

Table 11.8 lists the Pin Status in Hold State Caused by the HOLD Input.

Table 11.8	Pin Status in Hold State Caused by the HOLD Input
------------	---

	Item	Status	
BCLK		Output	
A0 to A19, D0 to D15, CS0 to CS3, RD, WRL, WRH, WR, BHE		High-impedance	
I/O porte	P0, P1, P3, P4 <sup>(1)</sup>	High-impedance	
I/O ports	P6 to P10	Maintains status when HOLD signal is received	
HLDA		Low-level output	
ALE		Undefined	

Note:

1. When I/O port function is selected.

### 11.3.5.8 BCLK Output

When the PM07 bit in the PM0 register is set to 0 (output enabled), a clock with the same frequency as the CPU clock is output as BCLK from the BCLK pin. Refer to 8.4 "CPU Clock and Peripheral Function Clocks".

Proces	ssor Mode	Me	Memory Expansion Mode					
Bits PM05 to PM04		00b (separate bus)		01b ( $\overline{CS2}$ is for multiplexed bus and the others are for separate bus) 10b ( $\overline{CS1}$ is for multiplexed bus and the others are for separate bus)		11b (the entire space of CS is for multiplexed bus) (1, 2, 3)		
Data bus width BYTE Pin		8 bits High	16 bits Low	8 bits High	16 bits Low	8 bits High		
P0_0 to P0	)_7	D0 to D7	D0 to D7	D0 to D7 <sup>(6)</sup>	D0 to D7 <sup>(6)</sup>	I/O ports		
P1_0 to P'	l_7	I/O ports	D8 to D15	I/O ports	D8 to D15 <sup>(6)</sup>	I/O ports		
P2_0		A0	A0	A0/D0 (4)	A0	A0/D0		
P2_1 to P2	2_7	A1 to A7	A1 to A7	A1 to A7 /D1 to D7 <sup>(4)</sup>	A1 to A7 /D0 to D6 <sup>(4)</sup>	A1 to A7 /D1 to D7		
P3_0		A8	A8	A8	A8/D7 <sup>(4)</sup>	A8		
P3_1 to P3	3_3	A9 to A11	·	·	÷	I/O ports		
P3_4 to	PM11 = 0	A12 to A15				I/O ports		
P3_7	PM11 = 1	I/O ports						
P4_0 to	PM06 = 0	A16 to A19	I/O ports					
P4_3	PM06 = 1	I/O ports						
P4_4	CS0 = 0	I/O ports	I/O ports					
14_4	CS0 = 1	CS0						
P4_5	CS1 = 0	I/O ports	I/O ports					
1 4_0	CS1 = 1	CS1						
P4_6	CS2 = 0	I/O ports						
1 1_0	CS2 = 1	CS2						
P4_7	CS3 = 0	I/O ports						
	CS3 = 1	CS3						
P5_0	PM02 = 0	WR			1	r		
	PM02 = 1	_ (5)	WRL	_ (5)	WRL	_ (5)		
P5_1	PM02 = 0	BHE			- 1	[		
. •	PM02 = 1	_ (5)	WRH	_ (5)	WRH	_ (5)		
P5_2		RD						
P5_3		BCLK						
P5_4		HLDA						
P5_5		HOLD						
P5_6		ALE						
P5_7		RDY						

Table 11.9 Pin Functions for Each Processor Mode

I/O port: Functions as I/O ports or peripheral function I/O pins.

PM11: Bit in the PM1 register

PM06, PM05 to PM04, PM02: Bits in the PM0 register

CS3 to CS0: Bits in the CSR register

Notes:


- When bits PM01 to PM00 are 01b (memory expansion mode), and bits PM05 to PM04 are set to 11b (multiplexed bus assigned to the entire CS space), apply a high-level signal to the BYTE pin (external data bus 8 bits wide).
- 2. While the CNVSS pin is driven high (= VCC1), do not set bits PM05 to PM04 to 11b.
- 3. When bits PM05 to PM04 are set to 11b in memory expansion mode, P3\_1 to P3\_7 and P4\_0 to P4\_3 become I/O ports, in which case the accessible area for each CS is 256 bytes.
- 4. In separate bus mode, these pins serve as the address bus.
- 5. When the data bus is 8 bits wide, set the PM02 bit to 0 ( $\overline{RD}$ ,  $\overline{BHE}$ ,  $\overline{WR}$ ).
- 6. When accessing an area using a multiplexed bus, these pins output an undefined value while writing.

#### 11.3.5.9 External Bus Status When Internal Area is Accessed

Table 11.10 lists the External Bus Status When an Internal Area is Accessed. Figure 11.5 shows the Typical Bus Timings When Accessing SFRs.

I	Item SFR Accessed		Internal ROM or RAM Accessed					
A0 to A19 Address output		Address output	Retain the last accessed address of external area or SFR					
D0 to	Read High-impedance		High-impedance					
D15	Write	Data output	Undefined					
RD, WR, WRL, WRH		RD, WR, WRL, WRH output	High-level output					
BHE		BHE output	Retain the last accessed status of external area or SFRs					
$\overline{\text{CS0}}$ to $\overline{\text{CS0}}$	63	High-level output	High-level output					
ALE		Low-level output	Low-level output					

 Table 11.10
 External Bus Status When an Internal Area is Accessed



11. Bus

#### 11.3.5.10 Software Wait States

The PM17 bit in the PM1 register, which is a software-wait-related bit, affects both the internal memory and the external area.

Software wait states can be inserted to the external area by setting the PM17 bit, setting the CSiW bit in the CSR register, and bits CSEi1W to CSEi0W in the CSE register for each  $\overline{CSi}$  (i = 0 to 3). To use the  $\overline{RDY}$  signal, set the corresponding CSiW bit to 0 (wait state). See Table 11.11 "Bits and Bus Cycles Related to Software Wait States (External Area)" for details.

		Settir	nd of Softwa	are-Wait-Relat	ed Rits		
Area	Bus Mode	PM17	CSEi1W to EWCi1 to		Software Wait Cycles	Bus Cycles	
		0	1	00b		None	1 BCLK cycle (read)
		0	I	000	-	none	2 BCLK cycles (write)
		-	0	00b	-	1 (1¢ + 1¢)	2 BCLK cycles <sup>(4)</sup>
		-	0	01b	-	2 (1\phi + 2\phi)	3 BCLK cycles
	Separate bus	- 0		10b	-	3 (1\phi + 3\phi)	4 BCLK cycles
ea		IS -			00b	(2φ <b>+</b> 3φ)	5 BCLK cycles
ll ai			0	11b	01b	$(2\phi + 4\phi)$	6 BCLK cycles
sma			U		10b	$(3\phi + 4\phi)$	7 BCLK cycles
External					11b	(4φ <b>+</b> 5φ)	9 BCLK cycles
		1	0 (3)	00b	-	1 (1¢ + 1¢)	2 BCLK cycles
		-	0 (2)	00b	-	1 (5)	3 BCLK cycles
	Multiplexed	-	0 (2)	01b	-	2	3 BCLK cycles
	bus	-	0 (2)	10b	-	3	4 BCLK cycles
			0 (2, 3)	00b	-	1 (5)	3 BCLK cycles

i = 0 to 3

- indicates that either 0 or 1 can be set.

PM17: Bit in the PM1 register


CSiW: Bits in the CSR register (1)

CSEi1W, CSEi0W: Bits in the CSE register

EWCi1, EWCi0: Bits in the EWC register

Notes:

- 1. To use the  $\overline{\text{RDY}}$  signal, set the CSiW bit to 0 (wait state).
- 2. When accessing with a multiplexed bus, set the CSiW bit to 0 (wait state).
- 3. To access an external area when the PM17 bit is 1, set the CSiW bit to 0 (wait state).
- 4. After reset, the PM17 bit is set to 0 (no wait state), bits CS0W to CS3W are set to 0 (wait state), and the CSE register is set to 00h (one wait state for CS0 to CS3). Therefore, all external areas are accessed with one wait state.
- 5. When setting one wait in the multiplexed bus, the bus cycle is the same as two waits.






Figure 11.7 Typical Bus Timings Using Software Wait States (2/4)




Figure 11.8 Typical Bus Timings Using Software Wait States (3/4)




Figure 11.9 Typical Bus Timings Using Software Wait States (4/4)




Figure 11.10 Recovery Cycle

### 11.4 Notes on Bus

#### 11.4.1 Reading Data Flash

When 1.8 V  $\leq$  VCC1  $\leq$  3.0 V, one wait must be inserted to read the data flash. Use the PM17 bit or the FMR17 bit to insert one wait.

#### 11.4.2 External Bus

When a hardware reset, power-on reset, or voltage monitor 0 reset is performed with a high-level input on the CNVSS pin, the internal ROM cannot be read.

### 11.4.3 External Access Immediately after Writing to the SFRs

When accessing an external device after writing to the SFRs, the write signal and  $\overline{CSi}$  signal switch simultaneously. Thus, adjust the capacity of each signal so as not to delay the write signal.

#### 11.4.4 Wait and RDY

Do not use the  $\overline{\text{RDY}}$  function when bits CSEi1W to CSEi0W in the CSE register are 11b.

# 12. Memory Space Expansion Function

#### Note

Do not use this function for the 80-pin package. Also when VCC2 < 2.7 V, do not use this function.

#### 12.1 Introduction

The following describes the memory space expansion function. In memory expansion or microprocessor mode, the memory space expansion function allows the access space to be expanded. Table 12.1 lists Memory Space Expansion Function Specifications. In this chapter, the external area accessed by the  $\overline{CSi}$  (i = 0 to 3) signal is referred to as the  $\overline{CSi}$  area.

Table 12.1	Memory Space Expansion Function Specifications
------------	--

Item	Specification
1-MB mode	Memory space 1 MB (no expansion)
I-IMB ITIOUE	<ul> <li>Specify the external area (CSi area) accessed by the CSi signal.</li> </ul>
	Memory space 4 MB
4-MB mode	Select bank numbers to access to data.
4-IND MODE	<ul> <li>Allows the accessed address to be offset by 40000h</li> </ul>
	• The CSi pin function differs depending on the area to be accessed.

i = 0 to 3


#### 12.2 Registers

Table 12.2 lists registers related to the memory expansion function. Refer to 10. "Processor Mode" for the PM1 register.

#### Table 12.2 Registers

Address	Register	Symbol	Reset Value
0005h	Processor Mode Register 1	PM1	0000 1000b
000Bh	Data Bank Register	DBR	00h

# 12.2.1 Data Bank Register (DBR)




The DBR register is enabled when bits PM01 to PM00 in the PM0 register are 01b (memory expansion mode) or 11b (microprocessor mode).


This register becomes write enabled when bits PM15 to PM14 in the PM1 register are 11b (4-MB mode).

#### 12.3 Operations

#### 12.3.1 1-MB Mode

In 1-MB mode, the memory space is 1 MB. The external area to be accessed is specified using the  $\overline{CSi}$  signals.





#### 12.3.2 4-MB Mode

In 4-MB mode, the memory space is 4 MB. Bits BSR2 to BSR0 in the DBR register select the bank number to be accessed to read or write data. Setting the OFS bit to 1 (offset) allows the accessed address to be offset by 40000h.

In 4-MB mode, the  $\overline{CSi}$  pin function differs depending on the area to be accessed.

### 12.3.2.1 Addresses 04000h to 3FFFFh, C0000h to FFFFFh

• The CSi signal is output from the CSi pin (same operation as 1-MB mode, except the last address of the CS1 area is up to 3FFFFh).

#### 12.3.2.2 Addresses 40000h to BFFFFh

• The  $\overline{CS0}$  pin outputs a low-level signal.

• Pins  $\overline{CS3}$  to  $\overline{CS1}$  output the setting values of bits BSR2 to BSR0 (bank number).

Figure 12.3 and Figure 12.4 show the memory mapping and  $\overline{CS}$  areas in 4-MB mode. Note that banks 0 to 6 are data-only areas. Place programs in bank 7 or the  $\overline{CSi}$  area.

Internal RAM Reserved are SFR Data flash <sup>(2)</sup> rogram ROM Reserved are		Rese	nternal RAM <sup>(1)</sup> Reserved area SFR erved, external area <sup>(4)</sup> erved, external area <sup>(5)</sup>	<u>СS3 (16 КВ)</u> СS2
Reserved are SFR Data flash <sup>(2</sup> rogram ROM		Rese	Reserved area	*
SFR Data flash <sup>(2</sup> rogram ROM	2)	Rese	SFR erved, external area <sup>(4)</sup>	*
Data flash <sup>(2</sup> rogram ROM			erved, external area <sup>(4)</sup>	*
Data flash <sup>(2</sup> rogram ROM			erved, external area <sup>(4)</sup>	CS2
Data flash <sup>(2</sup> rogram ROM			erved, external area <sup>(4)</sup>	CS2
rogram ROM				CS2
rogram ROM				0.02
			sived, external area	
Reserved are				
Reserved are				•
	ea		Reserved area	· <b></b>
				CS1 (96 KB)
				$\frac{1}{2}$
External area	a		External area	Area other than the $\overline{CS}$ (512 KB x 8 bank
				¥
				CSO (memory expansion mode: 64 Kl
Reserved are	ea			
DOM	4 (1)			
rogram ROIVI	1.0			1
he PM13 bit ir	n the PM1 r	egister is 0, See the table	15 KB of the internal below for addresses	RAM and 192 KB of s XXXXXh and YYYYYh.
		Progra	m ROM 1	
Internal RA		Progra Capacity	m ROM 1 Address YYYYYh	
Internal RA	М			
Internal RA bacity Addres 2 KB 03	M ss XXXXXh	Capacity	Address YYYYYh	
Internal RA bacity Addres KB 03 KB 03	M ss XXXXXh 33FFh	Capacity 128 KB	Address YYYYYh E0000h	
	Reserved are	External area Reserved area rogram ROM 1 <sup>(1)</sup> the PM13 bit in the PM1 r	Reserved area rogram ROM 1 <sup>(1)</sup>	Reserved area

Figure 12.3 Memory Mapping and  $\overline{CS}$  Areas in 4-MB Mode (PM13 = 0)

	Memory ex	pansion mode	Mic	roprocessor mod	е	
00000h	s	FR		SFR		
00400h	Interna	I RAM <sup>(1)</sup>		nternal RAM <sup>(1)</sup>		
XXXXXh			+			
08000h	Reser	ved area		Reserved area		
0D000h	SF			SFR		
0D800h 0E000h						· · · · · · · · · · · · · · · · · · ·
	Data	flash <sup>(2)</sup>	Res	erved, external area	a <sup>(4)</sup>	
10000h 14000h	Program	ROM 2 <sup>(3)</sup>	Res	erved, external area	a <sup>(5)</sup>	CS2
140001						
27000h	Booon	ved area		Reserved area		±
28000h	Reser			Reserved area		
40000h						
1000011	Exterr	nal area		External area		
						Other than the $\overline{CS}$ area (Note 6)
80000h						
C0000h	Boson	ved area				×
YYYYh	Reser					CS0 (256 KB)
FFFFFh	Program	ROM 1 <sup>(1)</sup>				
FFFFN		L				×
Notes:	a tha tabla k	below for address	ses XXXXXh	and VVVVVh		
Γ		nal RAM		am ROM 1		
-	Capacity	Address XXXXXh	Capacity	Address YYYYYh		
	12 KB	033FFh	128 KB	E0000h		
	20 KB	053FFh	256 KB	C0000h		
	31 KB	07FFFh	384 KB 512 KB	A0000h 80000h		
2 When	the DM10	hit is 0 this area			l	the bit is 1, this area is used as internal
ROM	(data flash)	).				
		C0 bit in the PRO as internal ROM			sed	as an external area; when the bit is 0,
4. When	n the PM10				vhen	the bit is 1, this area is used as a
	ved area.	C0 bit in the PRO	S2C register i	s 1, this area is u	sed	as an external area; when the bit is 0,
this a	rea is used	as a reserved ar	ea.			
6. The C	50 pin outp	outs a low signal,	and pins CS	$\overline{3}$ to $\overline{CS1}$ output a	a bar	nk number.
Figure 12.4 Me	emory Ma	apping and $\overline{C}$	S Areas i	n 4-MB Mode	e (Pl	M13 = 1)

In the example below, the  $\overline{CS}$  pin of a 4-MB ROM is connected to the MCU's  $\overline{CS0}$  pin. The 4-MB ROM address input pins AD21, AD20, and AD19 are connected to the MCU's  $\overline{CS3}$ ,  $\overline{CS2}$ , and  $\overline{CS1}$  pins, respectively. The address input AD18 pin is connected to the MCU's A19 pin. Figure 12.6 to Figure 12.8 show the relationship of addresses between the 4-MB ROM and the MCU in the connection example of Figure 12.5.

In microprocessor mode or memory expansion mode, where the PM13 bit in the PM1 register is 0, banks are located every 512 KB. Setting the OFS bit in the DBR register to 1 (offset) allows the accessed address to be offset by 40000h, allowing even data overlapping at a bank boundary to be accessed in succession.

In memory expansion mode, where the PM13 bit is 1, each 512-KB bank can be accessed in 256 KB units by switching them with the OFS bit.

Because the SRAM can be accessed when the chip select signals S2 is high and  $\overline{S1}$  is low,  $\overline{CS0}$  and  $\overline{CS2}$  can be connected to S2 and  $\overline{S1}$ , respectively. If SRAM does not have the input pins that accept high active and low active chip select signals ( $\overline{S1}$ , S2),  $\overline{CS0}$  and  $\overline{CS2}$  should be decoded externally to the chip.




Figure 12.5 External Memory Connection Example in 4-MB Mode




Figure 12.6 Relationship between Addresses in 4-MB ROM and Those in MCU (1/3)

ROM address		MCU address							Outr	put from	the M	CU Pin	s		
		OFS bit in DBR OFS bit in DBR		Bank Number	OFS	Access Area	C	S Outpu				Idress C			
		register = 0 register = 1		Number		nica	CS3	CS3 CS2 CS1 A19		A19	A18 A17 A16 A15 to A0				
<b>1</b>	000000h	bank 0 40000h			0	40000h	0	0	0	0	1	0	0	0000h	000000h
	Ļ	(256 KB) ZFFFFh		0		7FFFFh	0	0	0	0	1	1	1	FFFFh	03FFFFh
	040000h		bank 0 40000h		1	40000h	0	0	0	1	0	0	0	0000h	040000h
	L		(256 KB) 7FFFFh	I	<u>'</u>	7FFFFh	0	0	0	1	0	1	1	FFFFh	07FFFFh
	080000h	bank 1 40000h			0	40000h	0	0	1	0	1	0	0	0000h	080000h
	L	(256 KB) 7FFFFh		1	U	7FFFFh	0	0	1	0	1	1	1	FFFFh	0BFFFFh
	0C0000h		bank 1 40000h	' '		40000h	0	0	1	1	0	0	0	0000h	0C0000h
	L	<i>_</i>	(256 KB) ZEFFFh	'	1	7FFFFh	0	0	1	1	0	1	1	FFFFh	0FFFFFh
	100000h	Dank 2 400001			0	40000h	0	1	0	0	1	0	0	0000h	100000h
	L	(256 KB) 7FFFFh		2	<u> </u>	7FFFFh	0	1	0	0	1	1	1	FFFFh	13FFFFh
	140000h	۱	bank 2 40000h	~		40000h	0	1	0	1	0	0	0	0000h	140000h
	L		(256 KB) 7FFFFh		1	7FFFFh	0	1	0	1	0	1	1	FFFFh	17FFFFh
	180000h	bank 3 40000h				40000h	0	1	1	0	1	0	0	0000h	180000h
Data onlv	L	(256 KB) 			0	7FFFFh	0	1	1	0	1	1	1	FFFFh	1BFFFFh
Duice official	1C0000h	ر	bank 3 40000h	3		40000h	0	1	1	1	0	0	0	0000h	1C0000h
	L		(256 KB) ZFFFFh		1	7FFFFh	0	1	1	1	0	1	1	FFFFh	1FFFFFh
	200000h	bank 4 40000h				40000h	1	0	0	0	1	0	0	0000h	200000h
		(256 KB) 7FFFFh			0	7FFFFh	1	0	0	0	1	1	1	FFFFh	23FFFFh
	240000h		bank 4 40000h	4		40000h	1	0	0	1	0	0	0	0000h	240000h
	1		(256 KB) 7FFFFh		1	7FFFFh	1	0	0	1	0	1	1	FFFFh	27FFFFh
	280000h	bank 5 40000h				40000h	1	0	1	0	1	0	0	0000h	280000h
		(256 KB)	S KB) ZEFEEb		0	7FFFFh	1	0	1	0	1	1	1	FFFFh	2BFFFFh
	2C0000h		bank 5 40000h	5		40000h	1	0	1	1	0	0	0	0000h	2C0000h
			(256 KB) 7FFFFh		1	7FFFFh	1	0	1	1	0	1	1	FFFFh	2FFFFFh
	300000h	bank 6 40000h				40000h	1	1	0	0	1	0	0	0000h	300000h
		(256 KB) 7FFFFh			0	7FFFFh	1	1	0	0	1	1	1	FFFFh	33FFFFh
	340000h		bank 6 40000h	6		40000h	1	1	0	1	0	0	0	0000h	340000h
			(256 KB) 7FFFFh		1	7FFFFh	1	1	0	1	0	1	1	FFFFh	37FFFFh
2-ogrom	380000h	bank 7 40000h				40000h	1	1	1	0	1	0	0	0000h	380000h
Program or data 🔻	/	(256 KB) 7FFFFh				7FFFFh	1	1	1	0	1	1	1	FFFFh	3BFFFFh
	3C0000h		bank 7 <sup>40000h</sup>	7	0	80000h	$\vdash$	<u> </u>							Internal ROM ad
Data only	3FFFFFh		(256 KB) ZEFFFh			FFFFFh									Internal ROM ad
3.			/05551L			40000h	1	1	1	1	0	0	0	0000h	3C0000h
						7FFFFh	1	1	1	1	0	1	1	FFFFh	3FFFFFh
				7	1	80000h	$\vdash$	<u> </u>		$\vdash$		<u> </u>			Internal ROM ad
						FFFFFh				$\vdash$		<b>—</b>			Internal ROM a
							A21	A20	A19	A18	N.C.	A17	A16	A15 to A0	
							741				It for 4-1			A10 10 . 10	access are

Figure 12.7 Relationship between Addresses in 4-MB ROM and Those in MCU (2/3)

ROM a	address	MCU a	MCU address				Output from the MCU Pins								
		OFS bit in DBR	OFS bit in DBR	Bank	OFS	Access	CS Output Address Output								
		register = 0	register = 1	Number	0F5	Area	CS3	CS2	CS1	A19	A18	A17	A16	A15 to A0	
4	000000h	40000h				40000h	0	0	0	0	1	0	0	0000h	000000h
		bank 0			0	BFFFFh	0	0	0	1	0	1	1	FFFFh	07FFFFh
	040000h	(512 KB)	40000h	0		40000h	0	0	0	1	0	0	0	0000h	040000h
		BFFFFh	bank 0		1	BFFFFh	0	0	1	0	1	1	1	FFFFh	0BFFFFh
	080000h	40000h	(512 KB)			40000h	0	0	1	0	1	0	0	0000h	080000h
		bank 1	BFFFFh		0	BFFFFh	0	0	1	1	0	1	1	FFFFh	0FFFFFh
	0C0000h	(512 KB)	40000h bank 1 (512 KB)	2 -		40000h	0	0	1	1	0	0	0	0000h	0C0000h
		BFFFFh			1	BFFFFh	0	1	0	0	1	1	1	FFFFh	13FFFFh
	100000h	40000h			0	40000h	0	1	0	0	1	0	0	0000h	100000h
		bank 2	BFFFFh BFFFFh			BFFFFh	0	1	0	1	0	1	1	FFFFh	17FFFFh
	140000h	(512 KB)	40000h bank 2 (512 KB)		1 -	40000h	0	1	0	1	0	0	0	0000h	140000h
		BFFFFh				BFFFFh	0	1	1	0	1	1	1	FFFFh	1BFFFFh
Data only	180000h	40000h				40000h	0	1	1	0	1	0	0	0000h	180000h
		bank 3	BFFFFh			BFFFFh	0	1	1	1	0	1	1	FFFFh	1FFFFFh
	1C0000h	(512 KB)	40000h		1	40000h	0	1	1	1	0	0	0	0000h	1C0000h
		BFFFFh	bank 3		1	BFFFFh	1	0	0	0	1	1	1	FFFFh	23FFFFh
	200000h	40000h	(512 KB)			40000h	1	0	0	0	1	0	0	0000h	200000h
		bank 4	BFFFFh 40000h bank 4 (512 KB)		0	BFFFFh	1	0	0	1	0	1	1	FFFFh	27FFFFh
	240000h	(512 KB)		4	4	40000h	1	0	0	1	0	0	0	0000h	240000h
		BFFFFh			1	BFFFFh	1	0	1	0	1	1	1	FFFFh	2BFFFFh
	280000h	40000h				40000h	1	0	1	0	1	0	0	0000h	280000h
		bank 5	BFFFFh		0	BFFFFh	1	0	1	1	0	1	1	FFFFh	2FFFFFh
	2C0000h	(512 KB)	40000h	5	4	40000h	1	0	1	1	0	0	0	0000h	2C0000h
		/ BFFFFh	bank 5		1	BFFFFh	1	1	0	0	1	1	1	FFFFh	33FFFFh
	300000h	40000h	(512 KB)		0	40000h	1	1	0	0	1	0	0	0000h	300000h
		bank 6	BFFFFh	6		BFFFFh	1	1	0	1	0	1	1	FFFFh	37FFFFh
	340000h	(512 KB)	40000h	0	1	40000h	1	1	0	1	0	0	0	0000h	340000h
		BFFFFh	bank 6			BFFFFh	1	1	1	0	1	1	1	FFFFh	3BFFFFh
Program	380000h	bank 7 40000h	(512 KB)			40000h	1	1	1	0	1	0	0	0000h	380000h
or data		(512 KB) 7FFFFh	BFFFFh			7FFFFh	1	1	1	0	1	1	1	FFFFh	3BFFFFh
Program	3C0000h	C0000h		7	0	80000h	1	1	1	1	0	0	0	0000h	3C0000h
or data	3FFFFFh	FFFFFh		'		BFFFFh	1	1	1	1	0	1	1	FFFFh	3FFFFFh
						C0000h	1	1	1	1	1	0	0	0000h	3C0000h
						FFFFFh	1	1	1	1	1	1	1	FFFFh	3FFFFFh
					_		A21	A20	A19	A18	N.C.	A17	A16	A15 to A0	4-MB ROM

Figure 12.8 Relationship between Addresses in 4-MB ROM and Those in MCU (3/3)

# 13. Programmable I/O Ports

#### Note

P1, P4\_4 to P4\_7, P7\_2 to P7\_5, and P9\_1 of the 80-pin package have no external connections. Program the direction bits of these ports to 1 (output mode) and the output data to 0 (low level).

#### 13.1 Introduction

Table 13.1 lists Programmable I/O Ports Specifications (hereafter referred to as I/O ports). Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin. To set peripheral functions, refer to the description for the individual function. To use ports as peripheral function input/output pins, refer to 13.4 "Peripheral Function I/O".

To use ports as bus control pins, refer to 11.3.5 "External Bus Control".


#### Table 13.1 Programmable I/O Ports Specifications

	ltem	Specification						
	nem	100-pin package	80-pin package					
Number of	Total	88	71					
ports	CMOS output	85	68					
	N-channel open drain output	3	3					
Input/output	VCC2 level	P0 to P5	-					
	VCC1 level	P6 to P10	P0, P2 to P10					
Input/output le	vel	Select input or output for each individual port by a program.						
Select functior	1	Select a pull-up resistor in 4-bit units.						

#### Table 13.2 I/O Pins

Pin Name	I/O	Function
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7	I/O	Input/output port CMOS output, pull-up resistor selectable
P7_0 to P7_7	I/O	Input/output port P7_0 to P7_1: N-channel open drain output, no pull-up resistor P7_2 to P7_7: CMOS output, pull-up resistor selectable
P8_0 to P8_7	I/O	Input/output port P8_0 to P8_4, P8_6, P8_7: CMOS output, pull-up resistor selectable P8_5: N-channel open drain output, no pull-up resistor
P9_0 to P9_7, P10_0 to P10_7	I/O	Input/output port CMOS output, pull-up resistor selectable

## 13.2 I/O Ports and Pins






Figure 13.2 I/O Ports (2/9)




Figure 13.3 I/O Ports (3/9)




Figure 13.4 I/O Ports (4/9)




Figure 13.5 I/O Ports (5/9)




Figure 13.6 I/O Ports (6/9)




Figure 13.7 I/O Ports (7/9)




Figure 13.8 I/O Ports (8/9)




Figure 13.9 I/O Ports (9/9)




Figure 13.10 I/O Pins

#### 13.3 Registers

#### Table 13.3 Registers

Address	Register	Symbol	Reset Value
0360h	Pull-Up Control Register 0	PUR0	00h
0361h	Pull-Up Control Register 1	PUR1	0000 0000b <sup>(1)</sup> 0000 0010b
0362h	Pull-Up Control Register 2	PUR2	00h
0366h	Port Control Register	PCR	0000 0XX0b
0369h	NMI/SD Digital Filter Register	NMIDF	XXXX X000b
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00h
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F6h	Port P10 Direction Register	PD10	00h

Note:

1. Values after hardware reset, power-on reset, or voltage monitor 0 reset are as follows:

• 00000000b when input on the CNVSS pin is low


• 00000010b when input on the CNVSS pin is high

Values after voltage monitor 1 reset, voltage monitor 2 reset, software reset, watchdog timer reset, or oscillation stop detection reset are as follows:

• 00000000b when bits PM01 to PM00 in the PM0 register are 00b (single-chip mode).

• 00000010b when bits PM01 to PM00 in the PM0 register are 01b (memory expansion mode) or 11b (microprocessor mode).

## 13.3.1 Pull-Up Control Register 0 (PUR0)




In memory expansion or microprocessor mode, the register content can be modified, but the pins are not pulled high.

PU0i Bit (b7-b0) (i = 0 to 7)

The pin for which the PU0i bit is 1 (pulled high) and the direction bit is 0 (input mode) is pulled high.

## 13.3.2 Pull-Up Control Register 1 (PUR1)



Values after hardware reset, power-on reset, or voltage monitor 0 reset are as follows:

- 00000000b when input on the CNVSS pin is low
- 00000010b when input on the CNVSS pin is high

Values after voltage monitor 1 reset, voltage monitor 2 reset, software reset, watchdog timer reset, or oscillation stop detection reset are as follows:

- 00000000b when bits PM01 to PM00 are 00b (single-chip mode)
- 00000010b when bits PM01 to PM00 are 01b (memory expansion mode) or 11b (microprocessor mode)

PU10 (P4\_0 to P4\_3 pull-up) (b0)

PU11 (P4\_4 to P4\_7 pull-up) (b1)

PU12 (P5\_0 to P5\_3 pull-up) (b2)

PU13 (P5\_4 to P5\_7 pull-up) (b3)

The pin for which the bit in the PU1i bit (i = 0 to 3) is 1 (pulled high) and the direction bit is 0 (input mode) is pulled high.

In memory expansion and microprocessor modes, pins are not pulled high although the contents of these bits can be modified.

PU14 (P6\_0 to P6\_3 pull-up) (b4) PU15 (P6 4 to P6 7 pull-up) (b5)

 $D[17] (D7] (D7] (10^{-4} to 10^{-7} pull up) (b3)$ 

PU17 (P7\_4 to P7\_7 pull-up) (b7)


The pin for which the bit in the PU1i bit (i = 4, 5, 7) is 1 (pulled high) and the direction bit is 0 (input mode) is pulled high.

PU16 (P7\_2 to P7\_3 pull-up) (b6)

The pin for which the bit in the PU16 bit is 1 (pulled high) and the direction bit is 0 (input mode) is pulled high.

Pins P7\_0 and P7\_1 are not pulled high.

## 13.3.3 Pull-Up Control Register 2 (PUR2)



The pin for which the bit in the PUR2 register is 1 (pulled high) and the direction bit is 0 (input mode) is pulled high.

PU21 (P8\_4 to P8\_7 pull-up) (b1)

The P8\_5 pin is not pulled high.

## 13.3.4 Port Control Register (PCR)

Port Control Reg	gister			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol PCR			After Reset 0000 0XX0b
	Bit Symbol	Bit Name	Function	RW
	PCR0	Port P1 control bit	Operation performed when the P1 register read 0 : When the port is set to input, the input levels of pins P1_0 to P1_7 are read. When set to output, the port latch is read 1 : The port latch is read regardless of whether the port is set to input or output	d. RW
	(b2-b1)	No register bits. If necessary, set to 0. Read as undefined		_
	PCR3	Key input enable bit (KI4 to KI7)	0: Enabled 1: Disabled	RW
	PCR4	CEC output enable bit	0 : CEC output disabled 1 : CEC output enabled	RW
	PCR5	INT6 input enable bit	0 : Enabled 1 : Disabled	RW
	PCR6	INT7 input enable bit	0 : Enabled 1 : Disabled	RW
	PCR7	Key input enable bit (KI0 to KI3)	0 : Enabled 1 : Disabled	RW

PCR0 (Port P1 control bit) (b0)

When the P1 register is read after the PCR0 bit is set to 1, the corresponding port latch is read regardless of the PD1 register setting.

## 13.3.5 Port Pi Register (Pi) (i = 0 to 10)

6 b5 b4 b3 b2 b1 b0	Symbol	Addre	ss Aft	er Reset
	P0 to P3 P4 to P7 P8 to P10	03E0h, 03E1h, 03E8h, 03E9h, 03F0h, 03F1h, 0	03ECh, 03EDh U	ndefined ndefined ndefined
	Bit Symbol	Bit Name	Function	RW
	Pi_0	Port Pi_0 bit	The pin level of any I/O port which is set	RW
	Pi_1	Port Pi_1 bit	to input mode can be read by reading the corresponding bit in this register.	RW
	Pi_2	Port Pi_2 bit	The pin level of any I/O port which is set to output mode can be controlled by	RW
	Pi_3	Port Pi_3 bit	writing to the corresponding bit in this	RW
i	Pi_4	Port Pi_4 bit	register 0 : Low level	RW
L	Pi_5	Port Pi_5 bit	1 : High level	RW
	Pi_6	Port Pi_6 bit	]	RW
	Pi 7	Port Pi 7 bit	1	RW

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. Each bit of the Pi register consists of a port latch to hold the output data and a circuit to read the pin status.

For ports set to input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.


For ports set to output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. Each bit in the Pi register corresponds to one port.

In memory expansion and microprocessor modes, the Pi register for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified (writing a value has no effect).

Since P7\_0, P7\_1, and P8\_5 are N-channel open drain ports, when set to 1, the pin status becomes high-impedance.

When the CM04 bit in the CM0 register is 1 (XCIN-XCOUT oscillation function) and bits PD8\_6 and PD8\_7 in the PD8 register are 0 (input mode), values of bits P8\_6 and P8\_7 in the P8 register are undefined.

## 13.3.6 Port Pi Direction Register (PDi) (i = 0 to 10)




Write to the PD9 register in the next instruction after setting the PRC2 bit in the PRCR register to 1 (write enabled).

Select whether I/O ports are to be used for input or output by the PDi register. Each bit in the PDi register has its corresponding port.

In memory expansion mode or microprocessor mode, the PDi register for the pins functioning as bus control pins (A0 to A19, D0 to D15,  $\overline{CS0}$  to  $\overline{CS3}$ ,  $\overline{RD}$ ,  $\overline{WRL/WR}$ ,  $\overline{WRH/BHE}$ , ALE,  $\overline{RDY}$ ,  $\overline{HOLD}$ ,  $\overline{HLDA}$ , and BCLK) cannot be modified (Writing a value has no effect).

# 13.3.7 NMI/SD Digital Filter Register (NMIDF)



Change the NMIDF register under the following conditions:

- The PM24 bit in the PM2 register is 0 (NMI interrupt disabled)
- Bits INV02 and INV03 in the INVC0 register are 0 (three-phase motor control timer function not used, three-phase motor control timer output disabled).

Once the PM24 bit is set to 1 (NMI interrupt enabled), it cannot be set to 0 by a program. Change the NMIDF register before setting the PM24 bit to 1.

### 13.4 Peripheral Function I/O

### 13.4.1 Peripheral Function I/O and Port Direction Bits

Programmable I/O ports can share pins with peripheral function I/O. (See Table 1.6 to Table 1.9 "Pin Names, Pin Package".) Some peripheral function I/O are affected by a port direction bit which shares the same pin. Table 13.4 lists The Setting of Direction Bits Functioning as Peripheral Function I/O. For peripheral function settings, see descriptions of each function.

Peripheral Function I/O		The Setting of the Port Direction Bit Sharing the Same Pin	
Input		Set to 0 (input mode).	
	PWM	Set to 1 (output mode).	
Output	D/A converter	Set to 0 (input mode).	
Others		Set to either 0 or 1. (Outputs regardless of the direction bit setting)	

### 13.4.2 Priority Level of Peripheral Function I/O

Multiple peripheral functions can share the same pin.

For example, when peripheral function A and peripheral function B share a pin, input and output are as follows:

- When the pin functions as input for peripheral functions A and B The same signal is input as each input signal. However, the timing of accepting the signal differs depending on conditions (e.g. internal delay) of functions A and B.
- When the pin functions as output for peripheral function A and as input for peripheral function B Peripheral function A outputs a signal from the pin, and peripheral function B inputs the signal.

### 13.4.3 NMI/SD Digital Filter

The  $\overline{\text{NMI}/\text{SD}}$  input function includes a digital filter. A sampling clock can be selected by bits NMIDF2 to NMIDF0 in the NMIDF register. The  $\overline{\text{NMI}}$  level is sampled for every sampling clock. When the same sampled level is detected three times in a row, the level is transferred to the internal circuit.

When using the  $\overline{\text{NMI}}/\overline{\text{SD}}$  digital filter, do not enter wait mode or stop mode.

Port P8\_5 is not affected by the digital filter.

Figure 13.11 shows NMI/SD Digital Filter, and Figure 13.12 shows NMI/SD Digital Filter Operation Example.




Figure 13.11 NMI/SD Digital Filter




Figure 13.12 NMI/SD Digital Filter Operation Example

### 13.4.4 CNVSS Pin

The built-in pull-up resistor of the CNVSS pin is activated after watchdog timer reset, hardware reset, power-on reset or voltage monitor 0 reset. Thus, the CNVSS pin outputs a high-level signal up to two cycles of the fOCO-S. Connect the CNVSS pin to VSS via a resistor to use it in single-chip mode.

### 13.5 Unassigned Pin Handling

Table 13.5	Unassigned Pin Handling in Single-Chip Mode
------------	---

Pin Name	Connection <sup>(2)</sup>
	One of the following:
Ports P0 to P5	<ul> <li>Set to input mode and connect a pin to VSS via a resistor (pull-down)</li> </ul>
	• Set to input mode and connect a pin to VCC2 via a resistor (pull-up) <sup>(5)</sup>
	• Set to output mode and leave the pins open <sup>(1)</sup>
	One of the following:
Ports P6 to P10	<ul> <li>Set to input mode and connect a pin to VSS via a resistor (pull-down)</li> </ul>
	<ul> <li>Set to input mode and connect a pin to VCC1 via a resistor (pull-up)</li> </ul>
	• Set to output mode and leave the pins open <sup>(1, 3)</sup>
XOUT <sup>(4)</sup>	Open
XIN	Connect to VCC1 via a resistor (pull-up)
AVCC	Connect to VCC1
AVSS, VREF, BYTE	Connect to VSS

Notes:

1. When setting a port to output mode and leaving it open, be aware that the port remains in input mode until it is switched to output mode by a program after reset. For this reason, the voltage level on the pin becomes undefined, causing the power supply current to increase while the port remains in input mode. Furthermore, since the contents of the direction registers could be changed by noise or noise-induced loss of control, it is recommended that the contents of the direction registers be regularly reset in software to improve the reliability of the program.

- 2. Make sure the unassigned pins are connected with the shortest possible wiring from the MCU pins (maximum 2 cm).
- Ports P7\_0, P7\_1 and P8\_5 are N-channel open drain outputs. When ports P7\_0, P7\_1 and P8\_5 are set to output mode, make sure a low-level signal is output from the pins.
- 4. This applies when an external clock is input to the XIN pin or when VCC1 is connected via a resistor.
- 5. In 80-package, a port is set to input mode and is connected to VCC1 via a resistor (pull-up).




Figure 13.13 Unassigned Pin Handling in Single-Chip Mode

Pin Name	Connection <sup>(2)</sup>	
	One of the following:	
Dorto DO to DE	<ul> <li>Set to input mode and connect a pin to VSS via a resistor (pull-down)</li> </ul>	
Ports P0 to P5	<ul> <li>Set to input mode and connect a pin to VCC2 via a resistor (pull-up)</li> </ul>	
	• Set to output mode and leave the pins open <sup>(1, 3)</sup>	
	One of the following:	
Darta DC to D10	<ul> <li>Set to input mode and connect a pin to VSS via a resistor (pull-down)</li> </ul>	
Ports P6 to P10	<ul> <li>Set to input mode and connect a pin to VCC1 via a resistor (pull-up)</li> </ul>	
	<ul> <li>Set to output mode and leave the pins open <sup>(1, 4)</sup></li> </ul>	
BHE, ALE, HLDA,	Open	
XOUT <sup>(5)</sup> , BCLK <sup>(6)</sup>	Open	
HOLD, RDY	Connect to VCC2 via a resistor (pull-up)	
XIN	Connect to VCC1 via a resistor (pull-up)	
AVCC	Connect to VCC1	
AVSS, VREF	Connect to VSS	

#### Table 13.6 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

Notes:

 When setting a port to output mode and leaving it open, be aware that the port remains in input mode until it is switched to output mode by a program after reset. For this reason, the voltage level on the pin becomes undefined, causing the power supply current to increase while the port remains in input mode.

Furthermore, since the contents of the direction registers could be changed by noise or noise-induced loss of control, it is recommended that the contents of the direction registers be regularly reset in software to improve the reliability of the program.

- 2. Make sure the unassigned pins are connected with the shortest possible wiring from the MCU pins (maximum 2 cm).
- 3. If the CNVSS pin has the VSS level applied to it, these pins are set as input ports until the processor mode is switched by a program after reset. For this reason, the voltage levels on these pins become undefined, causing the power supply current to increase while they remain set as input ports.
- Ports P7\_0, P7\_1, and P8\_5 are N-channel open drain outputs. When ports P7\_0, P7\_1, and P8\_5 are set to output mode, make sure a low-level signal is output from the pins.
- 5. This applies when an external clock is input to the XIN pin or when VCC1 is connected via a resistor.
- 6. If the PM07 bit in the PM0 register is set to 1 (BCLK not output), connect this pin to VCC2 via a resistor (pulled high).




Figure 13.14 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

### 13.6 Notes on Programmable I/O Ports

### 13.6.1 Influence of the SD Input

If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is 1 (threephase output forcible cutoff by input on the  $\overline{SD}$  pin enabled), pins P7\_2 to P7\_5 and P8\_0 and P8\_1 become high-impedance.

### 13.6.2 Influence of SI/O3 and SI/O4

Setting the SM32 bit in the S3C register to 1 causes the P9\_2 pin to become high-impedance. Similarly, setting the SM42 bit in the S4C register to 1 causes the P9\_6 pin to become high-impedance.

#### 13.6.3 80-Pin Package

Set the direction bits of the ports corresponding to P1, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 to 1 (output mode). Set the output data to 0 (low-level signal).

### 14. Interrupts

Note

Do not use  $\overline{INT3}$  to  $\overline{INT5}$  for the 80-pin package.

#### 14.1 Introduction

Table 14.1 lists Types of Interrupts, and Table 14.2 lists I/O Pins. The pins shown in Table 14.2 are external interrupt input pins. Refer to the peripheral functions for the pins related to the peripheral functions.

Ту	/pe	Interrupt	Function
Software		Undefined instruction (UND instruction) Overflow (INTO instruction) BRK instruction INT instruction	An interrupt is generated by executing an instruction. Non-maskable interrupt <sup>(2)</sup>
Specific Hardware		NMI         Watchdog timer         Oscillator stop/restart detect         Voltage monitor 1         Voltage monitor 2         Address match         Single step (1)         DBC (1)	Interrupt by the MCU hardware Non-maskable interrupt <sup>(2)</sup>
	Peripheral function	ÎNT, timers, etc. (Refer to 14.6.2 "Relocatable Vector Tables".)	Interrupt by the peripheral functions in the MCU Maskable interrupt (interrupt priority level: 7 levels) <sup>(2)</sup>

#### Table 14.1 Types of Interrupts

Notes:

- 1. This interrupt is provided exclusively for developers and should not be used.
- 2. Maskable interrupt: Interrupt status (enabled or disabled) can be selected by the interrupt enable flag (I flag).

Interrupt priority can be changed by the interrupt priority level.

Non-maskable interrupt: Interrupt status (enabled or disabled) cannot be selected by the interrupt

enable flag (I flag).

Interrupt priority cannot be changed by the interrupt priority level.

#### Table 14.2 I/O Pins

Pin Name	I/O	Function
NMI	Input	NMI interrupt input
ĪNTi	Input <sup>(1)</sup>	INTi interrupt input
KIO to KI7	Input <sup>(1)</sup>	Key input

i = 0 to 7 Note:

1. Set the port direction bits which share pins to 0 (input mode).

# 14.2 Registers


### Table 14.3 Registers (1/2)

Address	Register	Symbol	Reset Value
001Eh	Processor Mode Register 2	PM2	XX00 0X01b
0042h	INT7 Interrupt Control Register	INT7IC	XX00 X000b
0043h	INT6 Interrupt Control Register	INT6IC	XX00 X000b
0044h	INT3 Interrupt Control Register	INT3IC	XX00 X000b
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
00.40	Timer B4 Interrupt Control Register UART1 Bus	TB4IC,	
0046h	Collision Detection Interrupt Control Register	U1BCNIC	XXXX X000b
00475	Timer B3 Interrupt Control Register, UART0 Bus	TB3IC,	
0047h	Collision Detection Interrupt Control Register	U0BCNIC	XXXX X000b
00406	SI/O4 Interrupt Control Register,		
0048h	INT5 Interrupt Control Register	S4IC, INT5IC	XX00 X000b
0049h	SI/O3 Interrupt Control Register,	S3IC, INT4IC	XX00 X000b
004911	INT4 Interrupt Control Register	55IC, IN 14IC	
004Ah	UART2 Bus Collision Detection Interrupt Control	BCNIC	XXXX X000b
004711	Register	DENIC	
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXX X000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXX X000b
004Dh	Key Input Interrupt Control Register	KUPIC	XX00 X000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXX X000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXX X000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXX X000b
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXX X000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXX X000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXX X000b
0054h	UART1 Transmit Interrupt Control Register	S1TIC	XXXX X000b
0055h	Timer A0 Interrupt Control Register	TA0IC	XXXX X000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
0058h	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00 X000b
005Eh	INT1 Interrupt Control Register	INT1IC	XX00 X000b
005Fh	INT2 Interrupt Control Register	INT2IC	XX00 X000b
0069h	DMA2 Interrupt Control Register	DM2IC	XXXX X000b
006Ah	DMA3 Interrupt Control Register	DM3IC	XXXX X000b
	UART5 Bus Collision Detection Interrupt Control	U5BCNIC,	
006Bh	Register CEC1 Interrupt Control Register	CEC1IC	XXXX X000b
00606	UART5 Transmit Interrupt Control Register	S5TIC,	
006Ch	CEC2 Interrupt Control Register	CEC2IC	XXXX X000b
006Dh	UART5 Receive Interrupt Control Register	S5RIC	XXXX X000b

Address	Register	Symbol	Reset Value
006Eh	UART6 Bus Collision Detection Interrupt Control Register, Real-Time Clock Periodic Interrupt Control Register	U6BCNIC, RTCTIC	XXXX X000b
006Fh	UART6 Transmit Interrupt Control Register, Real-Time Clock Alarm Interrupt Control Register	S6TIC, RTCCIC	XXXX X000b
0070h	UART6 Receive Interrupt Control Register	S6RIC	XXXX X000b
0071h	UART7 Bus Collision Detection Interrupt Control Register, Remote Control Signal Receiver 0 Interrupt Control Register	U7BCNIC, PMC0IC	XXXX X000b
0072h	UART7 Transmit Interrupt Control Register, Remote Control Signal Receiver 1 Interrupt Control Register	S7TIC, PMC1IC	XXXX X000b
0073h	UART7 Receive Interrupt Control Register	S7RIC	XXXX X000b
007Bh	I2C-bus Interface Interrupt Control Register	IICIC	XXXX X000b
007Ch	SCL/SDA Interrupt Control Register	SCLDAIC	XXXX X000b
0205h	Interrupt Source Select Register 3	IFSR3A	00h
0206h	Interrupt Source Select Register 2	IFSR2A	00h
0207h	Interrupt Source Select Register	IFSR	00h
020Eh	Address Match Interrupt Enable Register	AIER	XXXX XX00b
020Fh	Address Match Interrupt Enable Register 2	AIER2	XXXX XX00b
0210h	Address Match Interrupt Register 0	RMAD0	00h
0211h			00h
0212h			X0h
0214h	Address Match Interrupt Register 1	RMAD1	00h
0215h			00h
0216h			X0h
0218h	Address Match Interrupt Register 2	RMAD2	00h
0219h			00h
021Ah	]		X0h
021Ch	Address Match Interrupt Register 3	RMAD3	00h
021Dh	1		00h
021Eh	1		X0h
0366h	Port Control Register	PCR	0000 0XX0b
0369h	NMI/SD Digital Filter Register	NMIDF	XXXX X000b

### Table 14.4 Registers (2/2)

### 14.2.1 Processor Mode Register 2 (PM2)



Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting this register.

### PM24 (MMI interrupt enable bit) (b4)

Once this bit is set to 1, it cannot be set to 0 by a program (writing a 0 has no effect).

#### 14.2.2 Interrupt Control Register 1 (TB5IC, TB4IC/U1BCNIC, TB3IC/U0BCNIC, BCNIC, DM0IC to DM3IC, ADIC, S0TIC to S2TIC, S0RIC to S2RIC, TA0IC to TA4IC, TB0IC to TB2IC, U5BCNIC/CEC1IC, S5TIC/CEC2IC, S5RIC to S7RIC, U6BCNIC/RTCTIC, S6TIC/RTCCIC, U7BCNIC/PMC0IC, S7TIC/PMC1IC, IICIC, SCLDAIC)

		ol Registe Symbo		ess	After Reset	
b7 b6 b5 b4 b3 b	2 61 60	TB5I			XXXX X000b	
			C/U1BCNIC 0040		XXXX X000b	
MANA T	╷┥╻┥┙		C/U0BCNIC 0047		XXXX X000b	
		BCNI			XXXX X000b	
		-	- 004/	8h, 004Ch, 0069h, 006Ah	XXXX X000b	
		ADIC	001		XXXX X000b	
		-	0041	h, 0053h, 004Fh	XXXX X000b	
			000	h, 0054h, 0050h	XXXX X000b	
		TAOIO		h to 0059h	XXXX X000b	
		TBOIO		to 005Ch	XXXX X000b	
		U5BC	NIC/CEC1IC 006		XXXX X000b	
		S5TIC	C/CEC2IC 0060		XXXX X000b	
		S5RI		0h, 0070h, 0073h	XXXX X000b	
		U6BC	NIC/RTCTIC 006		XXXX X000b	
		S6TIC	C/RTCCIC 006		XXXX X000b	
		U7BC	NIC/PMC0IC 007	h	XXXX X000b	
	S7TIC/		C/PMC1IC 0072	h	XXXX X000b	
		IICIC	0078	ßh	XXXX X000b	
		SCLE			XXXX X000b	
		Bit Symbol	Bit Name	Function	RW	
	_	- ILVLO		b2 b1 b0 0 0 0: Level 0 (interrupt disat 0 0 1: Level 1	oled) RW	
		- ILVL1	Interrupt priority level select bit	0 1 0: Level 2 0 1 1: Level 3 1 0 0: Level 4	RW	
		ILVL2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW	
		- IR	Interrupt request bit	0: Interrupt not requested 1: Interrupt requested	RW	
					i	

Rewrite this register at a point that does not generate an interrupt request. When multiple interrupt sources share the register, select an interrupt source in registers IFSR2A and IFSR3A.

IR (Interrupt request bit) (b3)

Do not set the IR bit to 1 when it is 0.

### 14.2.3 Interrupt Control Register 2 (INT7IC, INT6IC, INT3IC, S4IC/INT5IC, S3IC/INT4IC, KUPIC, INT0IC to INT2IC)

7 b6 b5 b4 b3 b2 b1 b0	INT: INT: S410 S310 KUF	6IC         0043           3IC         0044           C/INT5IC         0048           C/INT4IC         0049           PIC         0042	h XX00 X0 h XX00 X0 h XX00 X0 h XX00 X0 h XX00 X0 h XX00 X0	00b 00b 00b 00b 00b 00b
	Bit Symbol	Bit Name	Function	RW
	ILVL0		b2 b1 b0 0 0 0: Level 0 (interrupt disabled) 0 0 1: Level 1	RW
·	ILVL1	Interrupt priority level select bit	0 1 0:Level 2 0 1 1:Level 3 1 0 0:Level 4	RW
	ILVL2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
·	IR	Interrupt request bit	0: Interrupt not requested 1: Interrupt requested	RW <sup>(1)</sup>
L	POL	Polarity select bit	0 : Select falling edge 1 : Select rising edge	RW
i	 (b5)	Reserved bit	Set to 0	RW
i	 (b7-b6)	No register bits. If necessary	, set to 0. Read as undefined value	_

Rewrite this register at a point that does not generate an interrupt request.

When multiple interrupt sources share the register, select an interrupt source in the IFSR register.

### ILVL2-ILVL0 (Interrupt priority level select bit) (b2-b0)

In memory expansion or microprocessor mode, set bits ILVL2 to ILVL0 in registers INT6IC and INT7IC to 000b (interrupts disabled).

When the BYTE pin is low in memory expansion or microprocessor mode, set bits ILVL2 to ILVL0 in registers INT3IC, INT4IC, and INT5IC to 000b (interrupts disabled).

IR (Interrupt request bit) (b3)

Do not set the IR bit to 1 when it is 0.

### POL (Polarity select bit) (b4)

When the IFSRi bit in the IFSR register is 1 (both edges), set the POL bit in the INTIIC register to 0 (falling edge) (i = 0 to 5). Similarly, when bits IFSR30 and IFSR31 in the IFSR3A register are 1 (both edges), set the POL bit in registers INT6IC and INT7IC to 0 (falling edge).

Set the POL bit in the S3IC or S4IC register to 0 (falling edge) when the IFSR6 bit in the IFSR register is 0 (SI/O3 selected) or IFSR7 bit is 0 (SI/O4 selected), respectively.

### 14.2.4 Interrupt Source Select Register 3 (IFSR3A)

6 b5 b4 b3 b2 b1 b0	Symbol	Address	s A	fter Reset
	IFSR3A	0205h		00h
	Bit Symbol	Bit Name	Function	RW
	IFSR30	INT6 interrupt polarity select bit	0: One edge 1: Both edges	RW
	IFSR31	INT7 interrupt polarity select bit	0: One edge 1: Both edges	RW
	 (b2)	Reserved bit	Set to 0	RW
	IFSR33	Interrupt request source select bit	0: UART5 start/stop condition detectio bus collision detection 1: CEC1	n, RW
	IFSR34	Interrupt request source select bit	0 : UART5 transmission, NACK 1 : CEC2	RW
	IFSR35	Interrupt request source select bit	0: UART6 start/stop condition detectio bus collision detection 1: Real-time clock cycle	n, RW
	IFSR36	Interrupt request source select bit	0: UART6 transmission, NACK 1: Real-time clock alarm	RW
	IFSR37	Key input interrupt polarity select bit	0: One edge 1: Both edges	RW

### IFSR30 (INT6 interrupt polarity select bit) (b0)

When setting this bit to 1 (both edges), make sure the POL bit in the INT6IC register is set to 0 (falling edge).

### IFSR31 (INT7 interrupt polarity select bit) (b1)

When setting this bit to 1 (both edges), make sure the POL bit in the INT7IC register is set to 0 (falling edge).

# 14.2.5 Interrupt Source Select Register 2 (IFSR2A)

b6 b5 b4 b3 b2 b1 b0	Symbol IFSR2A	Address 0206h		After Reset 00h	
	Bit Symbol	Bit Name	Function	RW	
	 (b1-b0)	Reserved bits	Set to 0	RW	
	IFSR22	Interrupt request source select bit	0 : Not used 1 : I²C-bus interface	RW	
	IFSR23	Interrupt request source select bit	0 : Not used 1 : SCL/SDA	RW	
· · · · · · · · · · · · · · · · · · ·	IFSR24	Interrupt request source select bit	<ul><li>0 : UART7 start/stop condition detectio bus collision detection</li><li>1 : Remote control 0</li></ul>	n, RW	
	IFSR25	Interrupt request source select bit	0 : UART7 transmission, NACK 1 : Remote control 1	RW	
	IFSR26	Interrupt request source select bit	0 : Timer B3 1 : UART0 start/stop condition detectio bus collision detection	n, RW	
	IFSR27	Interrupt request source select bit	0 : Timer B4 1 : UART1 start/stop condition detectio bus collision detection	n, RW	

### 14.2.6 Interrupt Source Select Register (IFSR)

6 b5 b4 b3 b2 b1 b0	Symbol	Addre		After Reset
┱┸┱┸┱┸┱┸┱┚	IFSR	0207	ו	00h
	Bit Symbol	Bit Name	Function	RW
	IFSR0	INT0 interrupt polarity select bit	0 : One edge 1 : Both edges	RW
	IFSR1	INT1 interrupt polarity select bit	0 : One edge 1 : Both edges	RW
	IFSR2	INT2 interrupt polarity select bit	0 : One edge 1 : Both edges	RW
.         .	IFSR3	INT3 interrupt polarity select bit	0 : One edge 1 : Both edges	RW
 	IFSR4	INT4 interrupt polarity select bit	0 : One edge 1 : Both edges	RW
	IFSR5	INT5 interrupt polarity select bit	0 : One edge 1 : Both edges	RW
L	IFSR6	Interrupt request source select bit	0 : SI/O3 1 : ĪNT4	RW
	IFSR7	Interrupt request source select bit	0 : SI/O4 1 : INT5	RW

### IFSR5-IFSR0 (INT5-INT0 interrupt polarity select bit) (b5-b0)


When setting this bit to 1 (both edges), make sure the POL bit in registers INT0IC to INT5IC are set to 0 (falling edge).

### IFSR7, IFSR6 (Interrupt request source select bit) (b7, b6)


In memory expansion or microprocessor mode, when the data bus is 16 bits wide (BYTE pin is low), set this bit to 0 (SI/O3, SI/O4).

When setting this bit to 0 (SI/O3, SI/O4), make sure the POL bit in registers S3IC and S4IC are set to 0 (falling edge).


## 14.2.7 Address Match Interrupt Enable Register (AIER)



### 14.2.8 Address Match Interrupt Enable Register 2 (AIER2)



### 14.2.9 Address Match Interrupt Register i (RMADi) (i = 0 to 3)



### 14.2.10 Port Control Register (PCR)

b6 b5 b4 b3 b2 b1 b0	Symbol PCR	,	Address After 0366h 0000		
	Bit Symbol	Bit Name	Function	RW	
	PCR0	Port P1 control bit	Operation performed when the P1 register i read 0 : When the port is set to input, the input levels of pins P1_0 to P1_7 are read. When set to output, the port latch is read 1 : The port latch is read regardless of whether the port is set to input or output.	. RW	
	 (b2-b1)	No register bits. If necessary, set to 0. Read as undefined		-	
	PCR3	Key inp <u>ut</u> enable bit (KI4 to KI7)	0: Enabled 1: Disabled	RW	
	PCR4	CEC output enable bit	0 : CEC output disabled 1 : CEC output enabled	RW	
	PCR5	INT6 input enable bit	0 : Enabled 1 : Disabled	RW	
	PCR6	INT7 input enable bit	0 : Enabled 1 : Disabled	RW	
	PCR7	Key input enable bit (KI0 to KI3)	0 : Enabled 1 : Disabled	RW	

### PCR5 (INT6 input enable bit) (b5)

To use the AN2\_4 pin as an analog input pin, set the PCR5 bit to 1 (INT6 input disabled).

### PCR6 (INT7 input enable bit) (b6)

To use the AN2\_5 pin as an analog input pin, set the PCR6 bit to 1 (INT7 input disabled).


#### PCR3 (Key input enable bit) (b3)

To use pins AN0 to AN3 as analog input pins, set the PCR3 bit to 1 (key input disabled).

#### PCR7 (Key input enable bit) (b7)

To use pins AN4 to AN7 as analog input pins, set the PCR7 bit to 1 (key input disabled).

# 14.2.11 NMI/SD Digital Filter Register (NMIDF)




Change the NMIDF register under the following conditions:

- The PM24 bit in the PM2 register is 0 (NMI interrupt disabled)
- Bits INV02 and INV03 in the INVC0 register are 0 (three-phase motor control timer function not used, three-phase motor control timer output disabled).

Once the PM24 bit is set to 1 (NMI interrupt enabled), it cannot be set to 0 by a program. Change the NMIDF register before setting the PM24 bit to 1.

#### 14.3 Types of Interrupt

Figure 14.1 shows Types of Interrupt.



<ul> <li>Maskable interrupt</li> </ul>	: The interrupt priority <b>can be changed</b> by enabling (disabling) an
	interrupt with the interrupt enable flag (I flag) or by using interrupt
	priority levels.
<ul> <li>Non-maskable interrupt</li> </ul>	: The interrupt priority cannot be changed by enabling (disabling) an
	interrupt with the interrupt enable flag (I flag) or by using interrupt
	priority levels.

#### 14.4 Software Interrupts

A software interrupt occurs when executing instructions. Software interrupts are non-maskable interrupts.

#### 14.4.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

#### 14.4.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag in the FLG register set to 1 (the operation resulted in an overflow). The following are instructions whose O flag changes by an arithmetic operation:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, and SUB

### 14.4.3 BRK Interrupt

A BRK interrupt occurs when the BRK instruction is executed.

### 14.4.4 INT Instruction Interrupt

An INT instruction interrupt occurs when the INT instruction is executed. Software interrupt numbers 0 to 63 can be specified for the INT instruction. Because software interrupt numbers 2 to 31, 41 to 51, 59, and 60 are assigned to peripheral function interrupts, the same interrupt routine used for peripheral function interrupts can be executed by executing the INT instruction.

For software interrupt numbers 0 to 31, the U flag is saved on the stack during instruction execution and is cleared to 0 (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. For software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the SP selected at the time is used.

#### 14.5 Hardware Interrupts

Hardware interrupts are classified into two types: special interrupts and peripheral function interrupts.

#### 14.5.1 Special Interrupts

Special interrupts are non-maskable interrupts.

### 14.5.1.1 NMI Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when input on the  $\overline{\text{NMI}}$  pin changes state from high to low. For details about the  $\overline{\text{NMI}}$  interrupt, refer to 14.9 " $\overline{\text{NMI}}$  Interrupt".

### 14.5.1.2 DBC Interrupt

Do not use this interrupt because it is provided exclusively for use by development tools.

#### 14.5.1.3 Watchdog Timer Interrupt

The interrupt is generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to refresh the watchdog timer. For details about the watchdog timer, refer to 15. "Watchdog Timer".

#### 14.5.1.4 Oscillator Stop/Restart Detect Interrupt

The interrupt is generated by the oscillator stop/restart detect function. For details about this function, refer to 8. "Clock Generator".

#### 14.5.1.5 Voltage Monitor 1, Voltage Monitor 2 Interrupt

The interrupt is generated by the voltage detector. For details about the voltage detector, refer to 7. "Voltage Detector".

### 14.5.1.6 Single-Step Interrupt

Do not use this interrupt because it is provided exclusively for use by development tools.

### 14.5.1.7 Address Match Interrupt

When the AIER0 or AIER1 bit in the AIER register, or the AIER20 or AIER21 bit in the AIER2 register is 1 (address match interrupt enabled), an address match interrupt is generated immediately before executing an instruction at the address indicated by the corresponding registers RMAD0 to RMAD3. For details about the address match interrupt, refer to 14.11 "Address Match Interrupt".

### 14.5.2 Peripheral Function Interrupts

A peripheral function interrupt occurs when a request from a peripheral function in the MCU is acknowledged. Peripheral function interrupts are maskable interrupts. See Table 14.6 and Table 14.7 "Relocatable Vector Tables". Refer to the descriptions of each function for details on how the corresponding peripheral function interrupt is generated.

#### 14.6 Interrupts and Interrupt Vectors

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 14.2 shows an Interrupt Vector.

	MSB	LSB	
Vector address (L)	Low-orde	r address	
	Middle-orc	er address	
	0000	High-order address	
Vector address (H)	0000	0000	

Figure 14.2 Interrupt Vector

#### 14.6.1 Fixed Vector Tables

The fixed vector tables are allocated to addresses from FFFDCh to FFFFFh. Table 14.5 lists the Fixed Vector Tables. In the flash memory MCU version, the vector addresses (H) of fixed vectors are used for the ID code check function and OFS1 address. For details, refer to 30. "Flash Memory".

Table 14.5	<b>Fixed Vector Tables</b>
------------	----------------------------

Interrupt Source	Vector Table Addresses Address (L) to Address (H)	Reference
Undefined instruction (UND instruction)	FFFDCh to FFFDFh	M16C/60, M16C/20,
Overflow (INTO instruction)	FFFE0h to FFFE3h	M16C/Tiny Series Software
BRK instruction <sup>(2)</sup>	FFFE4h to FFFE7h	Manual
Address match	FFFE8h to FFFEBh	14.11 "Address Match Interrupt"
Single-step <sup>(1)</sup>	FFFECh to FFFEFh	-
Watchdog timer, oscillator stop/restart detect, voltage monitor 1, voltage monitor 2	FFFF0h to FFFF3h	<ol> <li>15. "Watchdog Timer"</li> <li>8. "Clock Generator"</li> <li>7. "Voltage Detector"</li> </ol>
DBC <sup>(1)</sup>	FFFF4h to FFFF7h	-
NMI	FFFF8h to FFFFBh	14.9 "NMI Interrupt"
Reset	FFFFCh to FFFFFh	6. "Resets"

Notes:

1. Do not use this interrupt because it is provided exclusively for use by development tools.

2. If the content of address FFFE6h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.

#### 14.6.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register compose a relocatable vector table area. Setting an even address in the INTB register results in the interrupt sequence being executed faster than setting an odd address.

Interrupt Source	Vector Address <sup>(1)</sup> Address (L) to Address (H)	Software Interrupt Number	Reference
INT instruction interrupt <sup>(5)</sup>	+0 to +3 (0000h to 0003h) to +252 to +255 (00FCh to 00FFh)	0 to 63	M16C/60, M16C/20, M16C/Tiny Series Software Manual
BRK instruction <sup>(5)</sup>	+0 to +3 (0000h to 0003h)	0	Ividitudi
INT7	+8 to +11 (0008h to 000Bh)	2	14.8 "INT Interrupt"
INT6	+12 to +15 (000Ch to 000Fh)	3	
INT3	+16 to +19 (0010h to 0013h)	4	
Timer B5	+20 to +23 (0014h to 0017h)	5	18. "Timer B"
Timer B4, UART1 start/stop condition detection, bus collision detection <sup>(4)</sup>	+24 to +27 (0018h to 001Bh)	6	18. "Timer B"
Timer B3, UART0 start/stop condition detection, bus collision detection <sup>(4)</sup>	+28 to +31 (001Ch to 001Fh)	7	23. "Serial Interface UARTi (i = 0 to 2, 5 to 7)"
SI/O4, INT5 <sup>(2)</sup>	+32 to +35 (0020h to 0023h)	8	14.8 "INT Interrupt"
SI/O3, ĪNT4 <sup>(2)</sup>	+36 to +39 (0024h to 0027h)	9	24. "Serial Interface SI/O3 and SI/O4"
UART2 start/stop condition detection, bus collision detection <sup>(4)</sup>	+40 to +43 (0028h to 002Bh)	10	23. "Serial Interface UARTi (i = 0 to 2, 5 to 7)"
DMA0	+44 to +47 (002Ch to 002Fh)	11	16. "DMAC"
DMA1	+48 to +51 (0030h to 0033h)	12	
Key input interrupt	+52 to +55 (0034h to 0037h)	13	14.10 "Key Input Interrupt"
A/D converter	+56 to +59 (0038h to 003Bh)	14	27. "A/D Converter"
UART2 transmit, NACK2 <sup>(3)</sup>	+60 to +63 (003Ch to 003Fh)	15	23. "Serial Interface UARTi
UART2 receive, ACK2 <sup>(3)</sup>	+64 to +67 (0040h to 0043h)	16	(i = 0 to 2, 5 to 7)"
UART0 transmit, NACK0 <sup>(3)</sup>	+68 to +71 (0044h to 0047h)	17	
UART0 receive, ACK0 <sup>(3)</sup>	+72 to +75 (0048h to 004Bh)	18	
UART1 transmit, NACK1 <sup>(3)</sup>	+76 to +79 (004Ch to 004Fh)	19	
UART1 receive, ACK1 <sup>(3)</sup>	+80 to +83 (0050h to 0053h)	20	
Timer A0	+84 to +87 (0054h to 0057h)	21	17. "Timer A"
Timer A1	+88 to +91 (0058h to 005Bh)	22	
Timer A2	+92 to +95 (005Ch to 005Fh)	23	
Timer A3	+96 to +99 (0060h to 0063h)	24	
Timer A4	+100 to +103 (0064h to 0067h)	25	

Table 14.6	Relocatable	Vector	Tables (	(1/2)

Notes:

- 1. Address relative to address in INTB.
- 2. Use bits IFSR6 and IFSR7 in the IFSR register to select a source.
- 3. In I<sup>2</sup>C mode, NACK and ACK are interrupt sources.
- 4. Use bits IFSR26 and IFSR27 in the IFSR2A register to select a source.
- 5. These interrupts cannot be disabled using the I flag.

Interrupt Source	Vector Address <sup>(1)</sup> Address (L) to Address (H)	Software Interrupt Number	Reference
Timer B0	+104 to +107 (0068h to 006Bh)	26	18. "Timer B"
Timer B1	+108 to +111 (006Ch to 006Fh)	27	
Timer B2	+112 to +115 (0070h to 0073h)	28	
INTO	+116 to +119 (0074h to 0077h)	29	
INT1	+120 to +123 (0078h to 007Bh)	30	14.8 "INT Interrupt"
ĪNT2	+124 to +127 (007Ch to 007Fh)	31	
DMA2	+164 to +167 (00A4h to 00A7h)	41	16. "DMAC"
DMA3	+168 to +171 (00A8h to 00ABh)	42	TO. DIVIAC
UART5 start/stop condition detection, bus collision detection, CEC1 <sup>(3)</sup>	+172 to +175 (00ACh to 0AFh)	43	23. "Serial Interface UARTi (i = 0 to 2, 5 to 7)"
UART5 transmit, NACK5, CEC2 (2, 3)	+176 to +179 (00B0h to 00B3h)	44	26. "Consumer Electronics Control
UART5 receive, ACK5 <sup>(2)</sup>	+180 to +183 (00B4h to 00B7h)	45	(CEC) Function"
UART6 start/stop condition detection, bus collision detection, real-time clock period <sup>(4)</sup>	+184 to +187 (00B8h to 00BBh)	46	20. "Real-Time Clock" 23. "Serial Interface
UART6 transmit, NACK6, real-time clock alarm <sup>(2, 4)</sup>	+188 to +191 (00BCh to 00BFh)	47	UARTi (i = 0 to 2, 5 to 7)"
UART6 receive, ACK6 <sup>(2)</sup>	+192 to +195 (00C0h to 00C3h)	48	
UART7 start/stop condition detection, bus collision detection, remote control 0 <sup>(5)</sup>	+196 to +199 (00C4h to 00C7h)	49	22. "Remote Control Signal Receiver"
UART7 transmit, NACK7, remote control 1 <sup>(2, 5)</sup>	+200 to +203 (00C8h to 00CBh)	50	23. "Serial Interface UARTi (i = 0 to 2, 5 to 7)"
UART7 receive, ACK7 <sup>(2)</sup>	+204 to +207 (00CCh to 00CFh)	51	.,
I <sup>2</sup> C-bus interface interrupt <sup>(6)</sup>	+236 to +239 (00ECh to 00EFh)	59	25. "Multi-Master I <sup>2</sup> C-
SCL/SDA interrupt (6)	+240 to +243 (00F0h to 00F3h)	60	bus Interface"

Table 14.7	Relocatable Vector Tables (2/2	)
------------	--------------------------------	---

Notes:

- 1. Address relative to address in INTB.
- 2. In I<sup>2</sup>C mode, NACK and ACK are the interrupt sources.
- 3. Use bits IFSR33 and IFSR34 in the IFSR3A register to select a source.
- 4. Use bits IFSR35 and IFSR36 in the IFSR3A register to select a source.
- 5. Use bits IFSR24 and IFSR25 in the IFSR2A register to select a source.
- 6. Use bits IFSR22 and IFSR23 in the IFSR2A register to select a source.

### 14.7 Interrupt Control

### 14.7.1 Maskable Interrupt Control

The settings of enabling/disabling the maskable interrupts and of the acceptance priority are explained below. Note that these explanations do not apply to non-maskable interrupts.

Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in the corresponding interrupt control register to enable or disable a maskable interrupt. Whether an interrupt is requested or not is indicated by the IR bit in the corresponding interrupt control register.

### 14.7.1.1 | Flag

The I flag enables or disables maskable interrupts. Setting the I flag to 1 (enabled) enables maskable interrupts. Setting the I flag to 0 (disabled) disables all maskable interrupts.

#### 14.7.1.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted, the IR bit is automatically set to 0 (interrupt not requested). The IR bit can be set to 0 by a program. Do not write 1 to this bit.

### 14.7.1.3 Bits ILVL2 to ILVL0 and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 14.8 lists the Settings of Interrupt Priority Levels and Table 14.9 lists the Interrupt Priority Levels Enabled by IPL.

An interrupt request is accepted under the following conditions.

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0 and IPL are independent each other. In no case do they affect one another.

Table 14.8	Settings of Interrupt Priority
	Levels

Bits ILVL2 to ILVL0	Interrupt Priority Level	Priority
000b	Level 0 (interrupt disabled)	-
001b	Level 1	Low
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	
110b	Level 6	V
111b	Level 7	High

Table 14.9	Interrupt Priority Levels Enabled
	by IPL

IPL	Enabled Interrupt Priority Levels
000b	Level 1 and above are enabled
001b	Level 2 and above are enabled
010b	Level 3 and above are enabled
011b	Level 4 and above are enabled
100b	Level 5 and above are enabled
101b	Level 6 and above are enabled
110b	Level 7 and above are enabled
111b	All maskable interrupts are disabled

### 14.7.2 Interrupt Sequence

The interrupt sequence is explained here. The sequence starts when an interrupt request is accepted and ends when the interrupt routine is executed.

If an interrupt request occurs during execution of an instruction, the processor determines its priority after the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. However, if an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR, or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 14.3 shows Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 00000h. Then, the IR bit applicable to the interrupt information is set to 0 (interrupt not requested).
- (2) The FLG register, prior to the interrupt sequence, is saved to a temporary register <sup>(1)</sup> within the CPU.
- (3) Flags I, D, and U in the FLG register are set as follows: The I flag is set to 0 (interrupt disabled) The D flag is set to 0 (single-step interrupt disabled). The U flag is set to 0 (ISP selected).

Note that the U flag does not change states when an INT instruction for software interrupt numbers 32 to 63 is executed.

- (4) The temporary register <sup>(1)</sup> within the CPU is saved on the stack.
- (5) The PC is saved on the stack.
- (6) The interrupt priority level of the acknowledged interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, an instruction is executed from the starting address of the interrupt routine.

#### Note:


1. Temporary registers cannot be modified by users.

CPU clock	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 
Address bus-	Address         Undefined <sup>(1)</sup> SP-2         SP-4         vec         vec+2         PC
Data bus	Interrupt Undefined (1) SP-2 SP-4 Vec vec+2 contents
RD	Undefined (1)
WR (2)	
No	otes:
	<ol> <li>The undefined state depends on the instruction queue buffer. A read cycle is generated when the instruction queue buffer is ready to prefetch.</li> <li>The WR signal timing shown here applies when the stack is located in the internal RAM.</li> </ol>

Figure 14.3 Time Required for Executing Interrupt Sequence

### 14.7.3 Interrupt Response Time

Figure 14.4 shows the Interrupt Response Time. The interrupt response or interrupt acknowledge time denotes the time from when an interrupt request is generated until the first instruction in the interrupt routine is executed. Specifically, it consists of the time from when an interrupt request is generated until the executing instruction is completed ((a) in Figure 14.4) and the time during which the interrupt sequence is executed ((b) in Figure 14.4).





### 14.7.4 Variation of IPL When Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 14.10 is set in the IPL. Table 14.10 lists the IPL Level Set in IPL When Software or Special Interrupt is Accepted.

Table 14.10	IPL Level Set in IPL When Software or Special Interrupt is Accepted
-------------	---

Interrupt Source	Level Set in IPL
Watchdog timer, NMI, oscillator stop/restart detect, voltage monitor1, voltage monitor 2	7
Software, address match, DBC, single-step	Not changed

### 14.7.5 Saving Registers

In the interrupt sequence, the FLG register and PC are saved on the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved on the stack first. Next, the 16 low-order bits of the PC are saved. Figure 14.5 shows the Stack Status Before and After Acceptance of Interrupt Request.

The other necessary registers must be saved by a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 14.5 Stack Status Before and After Acceptance of Interrupt Request

The register save operation carried out in the interrupt sequence is dependent on whether the SP  $^{(1)}$ , at the time of acceptance of an interrupt request, is even or odd. If the SP  $^{(1)}$  is even, the FLG register and the PC are saved 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 14.6 shows the Register Save Operation.

#### Note:

1. When an INT instruction with software numbers 32 to 63 has been executed, it is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 14.6 Register Save Operation

### 14.7.6 Returning from an Interrupt Routine

The FLG register and PC saved in the stack immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Then, the CPU returns to the program which was being executed before the interrupt request was accepted.

Restore the other registers saved by a program within the interrupt routine using the POPM or another instruction before executing the REIT instruction.

The register bank is switched back to the bank used prior to the interrupt sequence by the REIT instruction.

### 14.7.7 Interrupt Priority

If two or more interrupt requests occur at the same sampling points (the point in time at which interrupt requests are detected), the interrupt with the highest priority is acknowledged.

For maskable interrupts (peripheral function interrupts), any priority level can be selected using bits ILVL2 to ILVL0. However, if two or more maskable interrupts have the same priority level, their interrupt priority is selected by hardware, with the highest priority interrupt accepted.

The watchdog timer interrupt and other special interrupts have their priority levels set in hardware. Figure 14.7 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. When an instruction is executed, control always branches to the interrupt routine.




Figure 14.7 Hardware Interrupt Priority

### 14.7.8 Interrupt Priority Level Select Circuit

The interrupt priority level select circuit selects the highest priority interrupt among sampled interrupt requests at the same sampling point.

Figure 14.8 shows the Interrupt Priority Select Circuit 1, and Figure 14.9 shows the Interrupt Priority Select Circuit 2.




Figure 14.8 Interrupt Priority Select Circuit 1




Figure 14.9 Interrupt Priority Select Circuit 2

### 14.7.9 Multiple Interrupts

The following shows the internal bit states when control has branched to an interrupt routine.

- I flag = 0 (interrupt disabled)
- IR bit = 0 (interrupt not requested)
- Interrupt priority level = IPL

By setting the I flag to 1 (interrupt enabled) in the interrupt routine, an interrupt request with higher priority than the IPL can be acknowledged.

The interrupt requests not acknowledged because of their low interrupt priority level are kept pending. When the IPL is restored by an REIT instruction and interrupt priority is resolved against it, the pending interrupt request is acknowledged if the following condition is met:

Interrupt priority level of pending interrupt request > Restored IP

### 14.8 INT Interrupt

The  $\overline{INTi}$  interrupt (i = 0 to 7) is triggered by the edges of external inputs. The edge polarity is selected using the IFSRi bit in the IFSR register, or the IFSR30 or IFSR31 bit in the IFSR3A register.

The  $\overline{INT4}$  and  $\overline{INT5}$  each share an interrupt vector and interrupt control register with SI/O3 and SI/O4, respectively. To use the  $\overline{INT4}$  interrupt, set the IFSR6 bit in the IFSR register to 1 ( $\overline{INT4}$ ). To use the  $\overline{INT5}$  interrupt, set the IFSR7 bit in the IFSR register to 1 ( $\overline{INT5}$ ).

After modifying the IFSR6 or IFSR7 bit, set the corresponding IR bit to 0 (interrupt not requested) before enabling the interrupt.

To use the  $\overline{INT6}$  interrupt, set the PCR5 bit in the PCR register to 0 ( $\overline{INT6}$  input enabled). To use the  $\overline{INT7}$  interrupt, set the PCR6 bit in the PCR register to 0 ( $\overline{INT7}$  input enabled).

### 14.9 NMI Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when input to the  $\overline{\text{NMI}}$  pin changes state from high to low. The  $\overline{\text{NMI}}$  interrupt is a non-maskable interrupt. To use the  $\overline{\text{NMI}}$  interrupt, set the PM24 bit in the PM2 register to 1 ( $\overline{\text{NMI}}$  interrupt enabled). The  $\overline{\text{NMI}}$  input uses the digital filter. Refer to 13. "Programmable I/O Ports" for the digital filter. Figure 14.10 shows  $\overline{\text{NMI}}$  Interrupt Block Diagram.




Figure 14.10 NMI Interrupt Block Diagram

### 14.10 Key Input Interrupt

An interrupt is generated by input to any pins of multiple pins.

When the PCR7 bit in the PCR register is 0 ( $\overline{\text{KI0}}$  to  $\overline{\text{KI3}}$  key input enabled), any pins which are set to input by setting bits PD10\_4 to PD10\_7 in the PD10 register to 0 (input) are used for the key input interrupt. When using any pins from  $\overline{\text{KI0}}$  to  $\overline{\text{KI3}}$  for the key input interrupt, do not use all four pins AN4 to AN7 as analog input pins.

Also, when the PCR3 bit in the PCR register is 0 ( $\overline{KI4}$  to  $\overline{KI7}$  key input enabled), any pins which are set to input by setting bits P10\_0 to P10\_3 in the PD10 register to 0 (input) are used for the key input interrupt. When using any pin from  $\overline{KI4}$  to  $\overline{KI7}$  for the key input interrupt, do not use all four pins AN0 to AN3 as analog input pins.

When waveform input to the pins for the key input interrupt matches waveform selected by the IFSR37 bit in the IFSR3A register and the POL bit in the KUPIC register, the IR bit in the KUPIC register becomes 1 (key input interrupt requested).

Key input interrupts can be used as a key-on wake up function for getting the MCU out of wait or stop mode.

Figure 14.11 shows Block Diagram of Key Input Interrupt.




Figure 14.11 Block Diagram of Key Input Interrupt

### 14.11 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i = 0 to 3). Set the start address of any instruction in the RMADi register. Use bits AIER0 and AIER1 in the AIER register, and bits AIER20 and AIER21 in the AIER2 register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. When an address match interrupt request is acknowledged, the value of the PC that is saved to the stack area (refer to 14.7.5 "Saving Registers") varies depending on the instruction at the address indicated by the RMADi register. (The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the contents of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state by using the POP or other instructions before the interrupt request was accepted and then use a jump instruction to return.

#### Table 14.11 Value of PC Saved on Stack Area When Address Match Interrupt Request Accepted

Instruction at the Address Indicated by the RMADi Register					Value of the PC That Is Saved to the Stack Area
<ul> <li>16-bit operation code instructions</li> <li>Instruction shown below among 8-bit operation code instructions</li> <li>ADD.B:S #IMM8, dest SUB.B:S #IMM8, dest AND.B:S #IMM8, dest</li> <li>OR.B:S #IMM8, dest MOV.B:S #IMM8, dest STZ #IMM8, dest</li> <li>STNZ #IMM8, dest STZX #IMM81, #IMM82, dest</li> <li>CMP.B:S #IMM8, dest PUSHM src POPM dest</li> <li>JMPS #IMM8 JSRS #IMM8</li> <li>MOV.B:S #IMM, dest (however, dest = A0 or A1)</li> </ul>					The address indicated by the RMADi register +2
Instructions not listed above					The address indicated by the RMADi register +1

Refer to 14.7.5 "Saving Registers" for PC values saved to the stack area.

#### Table 14.12 Relationship between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Sources	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3

### 14.12 Non-Maskable Interrupt Source Discrimination

The watchdog timer interrupt, oscillator stop/restart detect interrupt, voltage monitor 1 interrupt, and voltage monitor 2 interrupt share the same interrupt vector. When using some functions together, read the detect flags of the events in an interrupt processing program, and determine the source of the interrupt. Table 14.13 lists Bits Used for Non-Maskable Interrupt Source Discrimination.

Interrupt	Detect Flag			
Interrupt	Bit Position	Function		
Watchdog timer	VW2C3 bit in the VW2C register (watchdog timer underflow detected)			
Oscillator stop/restart detect	CM22 bit in the CM2 register (oscillator stop/restart detected)	0: not detected 1: detected		
Voltage monitor 1	VW1C2 bit in the VW1C register (Vdet1 passage detected)			
Voltage monitor 2	VW2C2 bit in the VW2C register (Vdet2 passage detected)			

### 14.13 Notes on Interrupts

### 14.13.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from address 00000h during the interrupt sequence. At this time, the IR bit of the accepted interrupt is cleared to 0 (interrupt not requested).

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts becomes 0. Thus, some problems may be caused: interrupts may be canceled, or an unexpected interrupt request may be generated.

### 14.13.2 SP Setting

Set a value in the SP (USP, ISP) before accepting an interrupt. The SP (USP, ISP) is set to 0000h after reset. Therefore, if an interrupt is accepted before setting a value in the SP (USP, ISP), the program may go out of control.

Especially when using an  $\overline{\text{NMI}}$  interrupt, set a value in the ISP at the beginning of the program. For the first instruction after reset only, all interrupts including the  $\overline{\text{NMI}}$  interrupt are disabled.

### 14.13.3 NMI Interrupt

- When not using the NMI interrupt, set the PM24 bit in the PM2 register to 0 (NMI interrupt disabled).
- The NMI interrupt is disabled after reset. The NMI interrupt is enabled by setting the PM24 bit in the PM2 register to 1. Set the PM24 bit to 1 when a high-level signal is applied to the NMI pin. When the PM24 bit is set to 1 while a low-level signal is applied, an NMI interrupt is generated. Once the NMI interrupt is enabled, it cannot be disabled until the MCU is reset.
- Stop mode cannot be entered while the PM24 bit is 1 ( $\overline{\text{NMI}}$  interrupt enabled) and input on the  $\overline{\text{NMI}}$  pin is low. When input on the  $\overline{\text{NMI}}$  pin is low, the CM10 bit in the CM1 register is fixed to 0.
- Do not enter wait mode while the PM24 bit is 1 (NMI interrupt enabled) and input on the NMI pin is low because the CPU clock remains active even though the CPU stops, and therefore, current consumption of the chip does not drop. In this case, normal condition is restored by the next interrupt generated.
- Set the low- and high-level durations of the input signal to the NMI pin to 2 CPU clock cycles + 300 ns or more.

### 14.13.4 Changing an Interrupt Source

When the interrupt source is changed, the IR bit in the interrupt control register may inadvertently become 1 (interrupt requested). To use an interrupt, change the interrupt source, and then set the IR bit to 0 (interrupt not requested).

In this section, the changing of an interrupt source refers to all elements (e.g. changing the mode of a peripheral function) used in changing the interrupt source, polarity, and timing assigned to each software interrupt number. When using an element to change the interrupt source, polarity, or timing, make the change before setting the IR bit to 0 (interrupt not requested). Refer to the descriptions of the individual peripheral functions for details of the peripheral function interrupts.

Figure 14.12 shows the Procedure for Changing the Interrupt Generate Factor.




Figure 14.12 Procedure for Changing the Interrupt Generate Factor

### 14.13.5 Rewriting the Interrupt Control Register

To modify the interrupt control register, follow either of the procedures below:

- Modify in places where no requests for the interrupt control register may occur.
- If an interrupt request can be generated, disable that interrupt and then rewrite the interrupt control register.

When using the I flag to disable an interrupt, set the I flag as shown in the sample program code below. (Refer to 14.13.6 "Instruction to Rewrite the Interrupt Control Register" for rewriting the interrupt control registers using the sample program code.)

Examples 1 through 3 show how to prevent the I flag from becoming 1 (interrupt enabled) before the contents of the interrupt control register is rewritten, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to pause the program until the interrupt control register is modified

INT_SWITC	:H1:	
FCLR	I	; Disable interrupts.
AND.B	#00H, 0055H	; Set the TA0IC register to 00h.
NOP		. ,
NOP		
FSET	I	; Enable interrupts.
The number	r of the NOP instruction	ons is as follows:

When not using the  $\overline{\text{HOLD}}$  function: 2, when using the  $\overline{\text{HOLD}}$  function: 4.

Example 2: Using a dummy read to delay the FSET instruction

INT_SWITCH2	2:	
FCLR	I	; Disable interrupts.
AND.B	#00H, 0055H	; Set the TA0IC register to 00h.
MOV.W	MEM, R0	; <u>Dummy read</u> .
FSET	I	; Enable interrupts.

Example 3: Using the POPC instruction to change the I flag

INT_SWITCH3:		
PUSHC	FLG	
FCLR	I	; Disable interrupts.
AND.B	#00H, 0055H	; Set the TA0IC register to 00h.
POPC	FLG	; Enable interrupts.

### 14.13.6 Instruction to Rewrite the Interrupt Control Register

- Do not use the BTSTC and BTSTS instructions to rewrite the interrupt control registers.
- Use the AND, OR, BCLR, BSET, or MOV instruction to rewrite interrupt control registers. When an interrupt request is generated for the register being rewritten while executing an AND, OR, BCLR, or BSET instruction, the IR bit becomes 1 (interrupt requested) and remains 1.

## 14.13.7 INT Interrupt

- Either a low level of at least tw(INL) width or a high level of at least tw(INH) width is necessary for the signal input to pins INT0 through INT7 regardless of the CPU operation clock.
- If the POL bit in registers INT0IC to INT7IC, bits IFSR7 to IFSR0 in the IFSR register, or bits IFSR31 to IFSR30 in the IFSR3A register are changed, the IR bit may inadvertently become 1 (interrupt requested). Be sure to set the IR bit to 0 (interrupt not requested) after changing any of these register bits.

# 15. Watchdog Timer

## 15.1 Introduction

The watchdog timer contains a 15-bit counter, and the count source protection mode (enabled/disabled) can be set.

Table 15.1 lists Watchdog Timer Specifications.

Refer to 6.4.8 "Watchdog Timer Reset" for details of watchdog timer reset.

Figure 15.1 shows Watchdog Timer Block Diagram.

Item	Count Source Protection Mode Disabled	Count Source Protection Mode Enabled	
Count source	CPU clock	fOCO-S	
Count operation	Decrement		
Count start conditions	Either of the following can be selected (selected by the WDTON bit in the OFS1 address) • Count automatically starts after reset. • Count starts by writing to the WDTS register.		
Count stop condition	Stop mode, wait mode, bus hold	None	
Watchdog timer counter refresh timing	<ul> <li>Reset (refer to 6. "Resets")</li> <li>Write 00h, and then FFh to the WDTR register.</li> <li>Underflow</li> </ul>		
Operation when the timer underflows	Watchdog timer interrupt or watchdog timer reset		
Selectable functions	<ul> <li>Prescaler divide ratio Divide-by-16 or divide-by-128 (selected by the WDC7 bit in the WDC register) However, divide-by-2 is selected when the CM07 bit in the CM0 register is 1 (sub clock). </li> <li>Count source protection mode Enabled or disabled (selected by the CSPROINI bit in the OFS1 address and the CSPRO bit in the CSPR register)</li></ul>		

Table 15.1 Watchdog Timer Specifications




Figure 15.1 Watchdog Timer Block Diagram

## 15.2 Registers

#### Table 15.2 Registers

Address	Register	Symbol	Reset Value
002Ch	Voltage Monitor 2 Control Register	VW2C	1000 0X10b
037Ch	Count Source Protection Mode Register	CSPR	00h <sup>(1)</sup>
037Dh	Watchdog Timer Refresh Register	WDTR	XXh
037Eh	Watchdog Timer Start Register	WDTS	XXh
037Fh	Watchdog Timer Control Register	WDC	00XX XXXXb

Note:

1. When the CSPROINI bit in the OFS1 address is 0, the reset value becomes 1000 0000b.

# 15.2.1 Voltage Monitor 2 Control Register (VW2C)

Voltage Monito	or 2 Conti	rol Register		
	Symbol VW2C	Address 002Ch	After Reset 1000 0X10b	
	Bit Symbol	Bit Name	Function	RW
	· VW2C0	Voltage monitor 2 interrupt/ reset enable bit	0 : Disabled 1 : Enabled	RW
	VW2C1	Voltage monitor 2 digital filter disable mode select bit	0 : Digital filter enabled 1 : Digital filter disabled	RW
	VW2C2	Voltage change detection flag	0 : Not detected 1 : Vdet2 passage detected	RW
	VW2C3	WDT detection flag	0 : Not detected 1 : Watchdog timer underflow detected	RW
	VW2F0	Compliant clock colort bit	b5 b4 0 0 : fOCO-S divided by 1	
	VW2F1	Sampling clock select bit	<ul> <li>1 : fOCO-S divided by 2</li> <li>0 : fOCO-S divided by 4</li> <li>1 : fOCO-S divided by 8</li> </ul>	RW
 	VW2C6	Voltage monitor 2 mode select bit	0 : Voltage monitor 2 interrupt at Vdet2 passage 1 : Voltage monitor 2 reset at Vdet2 passage	RW
L	VW2C7	Voltage monitor 2 interrupt/ reset generation condition select bit	0 : When VCC1 reaches or goes above Vdet2 1 : When VCC1 reaches or goes below Vdet2	RW

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW2C register. Since rewriting the VW2C register may set the VW2C2 bit to 1, set the VW2C2 bit to 0 after rewriting the VW2C register.

Bits VW2C2 and VW2C3 do not change at voltage monitor 1 reset, voltage monitor 2 reset, oscillator stop detect reset, watchdog timer reset, or software reset.

## VW2C3 (WDT detection flag) (b3)

Use this bit in an interrupt routine to determine the source of the interrupts from the watchdog timer, the oscillator stop/restart detect, the voltage monitor 1, and the voltage monitor 2.

Conditions to become 0:


Writing 0 by a program

Condition to become 1:

• Watchdog timer underflow detected

(This flag remains unchanged even if 1 is written by a program.)

# 15.2.2 Count Source Protection Mode Register (CSPR)



CSPRO (Count source protection mode select bit) (b7)

Select the CSPRO bit before the watchdog timer starts counting. Once counting starts, do not change the CSPRO bit.

Condition to become 0:


- Reset when the CSPROINI bit in the OFS1 address is 1.
- (This flag remains unchanged even if 0 is written by a program.)

Condition to become 1:

- When the CSPROINI bit in the OFS1 address is 0
- Write 0, and then write 1.


Make sure no interrupts or DMA transfers will occur between setting the bit to 0 and setting it to 1.

# 15.2.3 Watchdog Timer Refresh Register (WDTR)




After the watchdog timer interrupt occurs, refresh the watchdog timer by setting the WDTR register.

# 15.2.4 Watchdog Timer Start Register (WDTS)



The WDTS register is enabled when the WDTON bit in the OFS1 address is 1 (watchdog timer is in a stopped state after reset).

# 15.2.5 Watchdog Timer Control Register (WDC)



## WDC4-WDC0 (b4-b0)

When reading the watchdog timer value while the CSPRO bit in the CSPR register is 1 (count source protection mode enabled), read bits WDC4 to WDC0 more than three times to determine the values.

## 15.3 Optional Function Select Area

In the optional function select area, the MCU state after reset and the function to prevent rewrite in parallel I/O mode are selected.

The optional function select area is not an SFR, and therefore cannot be rewritten by a program. Set an appropriate value when writing a program to flash memory. The entire optional function select area becomes FFh when the block including the optional function select area is erased.

In blank products, the OFS1 address value is FFh when shipped. After a value is written by the user, this register takes on the written value. In programmed products, the OFS1 address is the value set in the user program prior to shipping.

Selection using the optional function select area can be used in single-chip mode or memory expansion mode. The option function select area cannot be used in microprocessor mode. When using the MCU in microprocessor mode, clear the internal ROM.

## 15.3.1 Optional Function Select Address 1 (OFS1)

7 b6 b5 b4 b3	b2 b1 b0	Symbo OFS1	l Addre FFF	
		Bit Symbol	Bit Name	Function
		WDTON	Watchdog timer start select bit	0 : Watchdog timer starts automatically after reset 1 : Watchdog timer is stopped after reset
		(b1)	Reserved bit	Set to 1.
		ROMCR	ROM code protect cancel bit	0 : ROM code protection cancelled 1 : ROMCP1 bit enabled
		ROMCP1	ROM code protect bit	0 : ROM code protection enabled 1 : ROM code protection disabled
		(b4)	Reserved bit	Set to 1.
		VDSEL1	Vdet0 select bit 1	0 : Vdet0_2 1 : Vdet0_0
		LVDAS	Voltage detector 0 start bit	0 : Voltage monitor 0 reset enabled after hardware reset 1 : Voltage monitor 0 reset disabled after hardware reset
		CSPROINI	After-reset count source protection mode select bit	0 : Count source protection mode enabled after reset 1 : Count source protection mode disabled after reset

The OFS1 address exists in flash memory. Set a proper value when writing a program in flash memory. The OFS1 address is set to FFh when the block including the OFS1 address is erased.

WDTON (Watchdog timer start select bit) (b0)

CSPROINI (After-reset count source protection mode select bit) (b7)

Set the WDTON bit to 0 (watchdog timer starts automatically after reset) when setting the CSPROINI bit to 0 (count source protection mode enabled after reset).

## 15.4 Operations

### 15.4.1 Count Source Protection Mode Disabled

The CPU clock is used as the watchdog timer count source when count source protection mode is disabled.

Table 15.3 lists Watchdog Timer Specifications (Count Source Protection Mode Disabled).

Table 15.3 Watchdog Timer Specifications (Count Source Protection Mode Disabled)

Item	Specification
Count source	CPU clock
Count operation	Decrement
	When the CM07 bit in the CM0 register is 0 (main clock, fOCO-F, fOCO-S):
	$\frac{\text{Prescaler divide value (n)} \times \text{watchdog timer count value (32768)}_{(1)}}{\text{CPU clock}}$
Cycles	n: 16 or 128 (selected by the WDC7 bit in the WDC register) ex.) When CPU clock frequency is 16 MHz and the prescaler division rate is 16, the watchdog timer cycle is approximately 32.8 ms.
	When the CM07 bit is 1 (sub clock):
	$\frac{\text{Prescaler divide value (2)} \times \text{watchdog timer count value (32768)}_{(1)}}{\text{CPU clock}}$
Watchdog timer	• Reset (refer to 6. "Resets")
counter refresh	<ul> <li>Write 00h, and then FFh to the WDTR register.</li> </ul>
timing	• Underflow
Count start conditions	<ul> <li>Set the WDTON bit in the OFS1 address to select the watchdog timer operation after reset.</li> <li>WDTON bit is 1 (watchdog timer is in stop state after reset) The watchdog timer counter and prescaler stop after reset and count starts by writing to the WDTS register.</li> <li>WDTON bit is 0 (watchdog timer starts automatically after reset) The watchdog timer counter and prescaler start counting automatically after reset.</li> </ul>
	Stop mode
Count stop conditions	<ul> <li>Stop mode</li> <li>Wait mode</li> <li>Bus hold (Count resumes from the hold value after exiting.)</li> </ul>
	PM12 bit in the PM1 register is 0
Operation when	Watchdog timer interrupt
timer underflows	PM12 bit in the PM1 register is 1
	Watchdog timer reset (Refer to 6.4.8 "Watchdog Timer Reset".)

Notes:

1. When writing 00h and then FFh to the WDTR register, the watchdog timer is refreshed, but the prescaler is not initialized. Thus, some errors in the watchdog timer period may be caused by the prescaler. The prescaler is initialized after reset.

### 15.4.2 Count Source Protection Mode Enabled

The fOCO-S is used as the watchdog timer count source when the count source protection mode is enabled.

Table 15.4 lists the Watchdog Timer Specifications (Count Source Protection Mode Enabled).

Table 15.4	Watchdog Timer Specifications	(Count Source Protection Mode Enabled)
------------	-------------------------------	--

Item	Specification
Count source	fOCO-S (The 125 kHz on-chip oscillator clock automatically starts oscillating.)
Count operation	Decrement
Cycle	Watchdog timer count value (4096) fOCO-S (The watchdog timer cycle is approximately 32.8 ms.)
Watchdog timer counter refresh timing	<ul> <li>Reset (refer to 6. "Resets")</li> <li>Write 00h, and then FFh to the WDTR register.</li> <li>Underflow</li> </ul>
Count start conditions	<ul> <li>Set the WDTON bit in the OFS1 address to select the watchdog timer operation after reset.</li> <li>WDTON bit is 1 (watchdog timer is stopped after reset) The watchdog timer counter and prescaler stop after reset and count starts by writing to the WDTS register.</li> <li>WDTON bit is 0 (watchdog timer starts automatically after reset) The watchdog timer counter and prescaler start counting automatically after reset.</li> </ul>
Count stop condition	None (The count does not stop in wait mode or by bus hold once started. The MCU does not enter stop mode.)
Operation when timer underflows	Watchdog timer reset (Refer to 6.4.8 "Watchdog Timer Reset").

When the CSPRO bit in the CSPR register is 1 (count source protection mode enabled), the watchdog timer counter underflows every 4096 cycles because three low-order bits are not used.

Also when the CSPRO bit is set to 1 (count source protection mode enabled), the following bits change:

- The CM14 bit in the CM1 register becomes 0 (125 kHz on-chip oscillator on). It remains unchanged even if 1 is written, and the 125 kHz on-chip oscillator does not stop.
- The PM12 bit in the PM1 register becomes 1 (watchdog timer reset when watchdog timer counter underflows).
- The CM10 bit in the CM1 register remains unchanged even if 1 is written, and the MCU does not enter stop mode.

### 15.5 Interrupts

Watchdog timer interrupts are non-maskable interrupts.

The watchdog timer interrupt, oscillator stop/restart detect interrupt, voltage monitor 1 interrupt, and voltage monitor 2 interrupt share an vector. When using multiple functions, read the detect flag in an interrupt process program to determine the source of the interrupt.

The VW2C3 bit in the VW2C register is the detect flag for the watchdog timer. After the interrupt factor is determined, set the VW2C3 bit to 0 (not detected) by a program.

## 15.6 Notes on Watchdog Timer

After a watchdog timer interrupt is generated, use the WDTR register to refresh the watchdog timer counter.

# 16. DMAC

### 16.1 Introduction

The direct memory access controller (DMAC) allows data to be transferred without CPU intervention. Four DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8- or 16bit) unit of data from the source address to the destination address. The DMAC uses the same data bus used by the CPU. Because the DMAC has higher priority for bus control than the CPU, and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 16.1 shows the DMAC Block Diagram. Table 16.1 lists DMAC Specifications, and Figure 16.1 shows DMAC Block Diagram.

	Item	Specification
Number of channels		4 (cycle steal method)
Transfer memory spaces		<ul> <li>From a given address in the 1-MB space to a fixed address</li> <li>From a fixed address to a given address in the 1-MB space</li> <li>From a fixed address to a fixed address</li> </ul>
Maximum n transferred	umber of bytes	128 KB (with 16-bit transfers) or 64 KB (with 8-bit transfers)
DMA request factors <sup>(1)</sup>		43 factors Falling edge of INT0 to INT7 (8) Both edges of INT0 to INT7 (8) Timer A0 to timer A4 interrupt requests (5) Timer B0 to timer B5 interrupt requests (6) UART0 to 2, UART5 to 7 transmission interrupt requests (6) UART0 to 2, UART5 to 7 reception/ACK interrupt requests (6) SI/O3, SI/O4 interrupt requests (2) A/D conversion interrupt requests (1) Software triggers (1)
Channel prie	ority	DMA0 > DMA1 > DMA2 > DMA3 (DMA0 takes precedence)
Transfers		8 bits or 16 bits
Transfer address direction		Forward or fixed (The source and destination addresses cannot both be in the forward direction.)
Transfer	Single transfer	Transfer is completed when the DMAi transfer counter underflows.
mode	Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and DMA transfer continues.
DMA interru generation t		When the DMAi transfer counter underflows
DMA transfer start		Data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register is 1 (enabled).
DMA transfer	Single transfer	<ul> <li>When the DMAE bit is set to 0 (disabled)</li> <li>After the DMAi transfer counter underflows</li> </ul>
stop	Repeat transfer	When the DMAE bit is set to 0 (disabled)
Reload timing for forward address pointer and DMAi transfer counter		When a data transfer is started after setting the DMAE bit to 1 (enabled), the forward address pointer is reloaded with the value of the SARi or DARi register, whichever is specified to be in the forward direction, and the DMAi transfer counter is reloaded with the value of the DMAi transfer counter reload register.
DMA transfe	er cycles	Minimum 3 cycles between SFR and internal RAM
i = 0 to 2		

Table 16.1	DMAC Specifications	
		,

i = 0 to 3

Note:

1. The selectable sources of DMA requests differ for each channel.




Figure 16.1 DMAC Block Diagram


# 16.2 Registers

Table 16.2 lists Registers. Do not access these registers during DMAC operation.

Table 16.2	Registers
------------	-----------

Address	Register	Symbol	Reset Value
0180h	DMA0 Source Pointer	SAR0	XXh
0181h	-		XXh
0182h	-		0Xh
0184h	DMA0 Destination Pointer	DAR0	XXh
0185h	-		XXh
0186h	-		0Xh
0188h	DMA0 Transfer Counter	TCR0	XXh
0189h	-		XXh
018Ch	DMA0 Control Register	DM0CON	0000 0X00b
0190h	DMA1 Source Pointer	SAR1	XXh
0191h	-		XXh
0192h	-		0Xh
0194h	DMA1 Destination Pointer	DAR1	XXh
0195h	-		XXh
0196h	-		0Xh
0198h	DMA1 Transfer Counter	TCR1	XXh
0199h			XXh
019Ch	DMA1 Control Register	DM1CON	0000 0X00b
01A0h	DMA2 Source Pointer	SAR2	XXh
01A1h	-		XXh
01A2h	-		0Xh
01A4h	DMA2 Destination Pointer	DAR2	XXh
01A5h	-		XXh
01A6h	-		0Xh
01A8h	DMA2 Transfer Counter	TCR2	XXh
01A9h	-		XXh
01ACh	DMA2 Control Register	DM2CON	0000 0X00b
01B0h	DMA3 Source Pointer	SAR3	XXh
01B1h			XXh
01B2h			0Xh
01B4h	DMA3 Destination Pointer	DAR3	XXh
01B5h			XXh
01B6h			0Xh
01B8h	DMA3 Transfer Counter	TCR3	XXh
01B9h			XXh
01BCh	DMA3 Control Register	DM3CON	0000 0X00b
0390h	DMA2 Source Select Register	DM2SL	00h
0392h	DMA3 Source Select Register	DM3SL	00h
0398h	DMA0 Source Select Register	DM0SL	00h
039Ah	DMA1 Source Select Register	DM1SL	00h

# 16.2.1 DMAi Source Pointer (SARi) (i = 0 to 3)




If the DSD bit in the DMiCON register is 0 (fixed), write to SARi register when the DMAE bit in the DMiCON register is 0 (DMA disabled).

If the DSD bit is 1 (forward direction), this register can be written to at any time.

If the DSD bit is 1 and the DMAE bit is 1 (DMA enabled), the DMAi forward address pointer can be read from this register. Otherwise, the value written to it can be read.

The forward address pointer is incremented when a DMA request is accepted.

# 16.2.2 DMAi Destination Pointer (DARi) (i = 0 to 3)




If the DAD bit in the DMiCON register is 0 (fixed), write to DARi register when the DMAE bit in the DMiCON register is 0 (DMA disabled).

If the DAD bit is 1 (forward direction), this register can be written to at any time.

If the DAD bit is 1 and the DMAE bit is 1 (DMA enabled), the DMAi forward address pointer can be read from this register. Otherwise, the value written to it can be read.

The forward address pointer is incremented on accepting a DMA request.

# 16.2.3 DMAi Transfer Counter (TCRi) (i = 0 to 3)



The written value in the TCRi register is stored in the DMAi transfer counter reload register. The value of the DMAi transfer counter reload register is transferred to the DMAi transfer counter in either of the following cases:

- When the DMAE bit in the DMiCON register is set to 1 (DMA enabled) (single transfer mode, repeat transfer mode)
- When the DMAi transfer counter underflows (repeat transfer mode)

# 16.2.4 DMAi Control Register (DMiCON) (i = 0 to 3)

7 66 65 64 63 62 61 60	Symbol DM0COI DM1COI DM2COI DM3COI	N 019C N 01AC	h h h	After Reset 0000 0X00b 0000 0X00b 0000 0X00b 0000 0X00b
	Bit Symbol	Bit Name	Function	RW
	DMBIT	Transfer unit bit select bit	0 : 16 bits 1 : 8 bits	RW
	DMASL	Repeat transfer mode select bit	0 : Single transfer 1 : Repeat transfer	RW
	DMAS	DMA request bit	0 : DMA not requested 1 : DMA requested	RW
	DMAE	DMA enable bit	0 : Disabled 1 : Enabled	RW
	DSD	Source address direction select bit	0 : Fixed 1 : Forward	RW
	DAD	Destination address direction select bit	0 : Fixed 1 : Forward	RW
	 (b7-b6)	No register bits. If necessary,	set to 0. Read as 0	_

### DMAS (DMA request bit) (b2)

Conditions to become 0:

- Set the bit to 0.
- Starting data transfer
- Condition to become 1:
  - Set the bit to 1.

### DMAE (DMA enable bit) (b3)

Conditions to become 0:

• Set the bit to 0.

• The DMA transfer counter underflows (single transfer mode)

Condition to become 1:


• Set the bit to 1.

DSD (Source address direction select bit) (b4)

DAD (Destination address direction select bit) (b5)

Set at least one of the DAD bit and DSD bit to 0 (address direction fixed).

# 16.2.5 DMAi Source Select Register (DMiSL) (i = 0 to 3)



### DSEL4-DSEL0 (DMA request source select bit) (b4-b0)

The sources of DMAi requests can be selected by a combination of the DMS bit and bits DSEL4 to DSEL0 in the manner shown in Table 16.3 to Table 16.6. Table 16.3 to Table 16.6 list the sources of DMAi requests.

DSEL4 to DSEL0	DMS = 0 (Basic Source of Request)	DMS = 1 (Extended Source of Request)
0 0 0 0 0 b	Falling edge of INT0 pin	_
0 0 0 0 1 b	Software trigger	_
0 0 0 1 0 b	Timer A0	-
0 0 0 1 1 b	Timer A1	_
0 0 1 0 0 b	Timer A2	-
0 0 1 0 1 b	Timer A3	-
0 0 1 1 0 b	Timer A4	Both edges of INTO pin
0 0 1 1 1 b	Timer B0	Timer B3
0 1 0 0 0 b	Timer B1	Timer B4
0 1 0 0 1 b	Timer B2	Timer B5
0 1 0 1 0 b	UART0 transmission	-
0 1 0 1 1 b	UART0 reception	-
0 1 1 0 0 b	UART2 transmission	_
0 1 1 0 1 b	UART2 reception	_
0 1 1 1 0 b	A/D conversion	-
0 1 1 1 1 b	UART1 transmission	-
1 0 0 0 0 b	UART1 reception	Falling edge of INT4 pin
1 0 0 0 1 b	UART5 transmission	Both edges of INT4 pin
1 0 0 1 0 b	UART5 reception	_
1 0 0 1 1 b	UART6 transmission	-
1 0 1 0 0 b	UART6 reception	-
1 0 1 0 1 b	UART7 transmission	_
1 0 1 1 0 b	UART7 reception	_
1 0 1 1 1 b	-	_
1 1 X X X b	-	

#### Table 16.3 Source of DMA Request (DMA0)

X indicates 0 or 1. - indicates no setting.

#### Table 16.4Source of DMA Request (DMA1)

DSEL4 to DSEL0		DMS = 1 (Extended Source of Request)
0 0 0 0 0 b	Falling edge of INT1 pin	-
0 0 0 0 1 b	Software trigger	-
0 0 0 1 0 b	Timer A0	-
0 0 0 1 1 b	Timer A1	-
0 0 1 0 0 b	Timer A2	-
0 0 1 0 1 b	Timer A3	SI/O3
0 0 1 1 0 b	Timer A4	SI/O4
0 0 1 1 1 b	Timer B0	Both edges of INT1 pin
0 1 0 0 0 b	Timer B1	-
0 1 0 0 1 b	Timer B2	-
0 1 0 1 0 b	UART0 transmission	-
0 1 0 1 1 b	UART0 reception/ACK0	-
0 1 1 0 0 b	UART2 transmission	-
0 1 1 0 1 b	UART2 reception/ACK2	-
0 1 1 1 0 b	A/D conversion	-
0 1 1 1 1 b	UART1 reception/ACK1	-
1 0 0 0 0 b	UART1 transmission	Falling edge of INT5 pin
1 0 0 0 1 b	UART5 transmission	Both edges of INT5 pin
1 0 0 1 0 b	UART5 reception/ACK5	-
1 0 0 1 1 b	UART6 transmission	-
1 0 1 0 0 b	UART6 reception/ACK6	-
1 0 1 0 1 b	UART7 transmission	-
1 0 1 1 0 b	UART7 reception/ACK7	-
1 0 1 1 1 b	-	-
1 1 X X X b	-	_

X indicates 0 or 1. - indicates no setting.

DSEL4 to DSEL0	DMS = 0 (Basic Source of Request)	DMS = 1 (Extended Source of Request)
0 0 0 0 0 b	Falling edge of INT2 pin	-
0 0 0 0 1 b	Software trigger	-
0 0 0 1 0 b	Timer A0	-
0 0 0 1 1 b	Timer A1	_
0 0 1 0 0 b	Timer A2	_
0 0 1 0 1 b	Timer A3	_
0 0 1 1 0 b	Timer A4	Both edges of INT2 pin
0 0 1 1 1 b	Timer B0	Timer B3
0 1 0 0 0 b	Timer B1	Timer B4
0 1 0 0 1 b	Timer B2	Timer B5
0 1 0 1 0 b	UART0 transmission	-
0 1 0 1 1 b	UART0 reception	-
0 1 1 0 0 b	UART2 transmission	-
0 1 1 0 1 b	UART2 reception	-
0 1 1 1 0 b	A/D conversion	-
0 1 1 1 1 b	UART1 transmission	-
1 0 0 0 0 b	UART1 reception	Falling edge of INT6 pin
1 0 0 0 1 b	UART5 transmission	Both edges of INT6 pin
1 0 0 1 0 b	UART5 reception	_
1 0 0 1 1 b	UART6 transmission	-
1 0 1 0 0 b	UART6 reception	_
1 0 1 0 1 b	UART7 transmission	_
1 0 1 1 0 b	UART7 reception	_
1 0 1 1 1 b	_	_
1 1 X X X b	-	_

#### Table 16.5 Source of DMA Request (DMA2)

X indicates 0 or 1. - indicates no setting.

#### Table 16.6 Source of DMA Request (DMA3)

DSEL4 to DSEL0	DMS = 0 (Basic Source of Request)	DMS = 1 (Extended Source of Request)
0 0 0 0 0 b	Falling edge of INT3 pin	-
0 0 0 0 1 b	Software trigger	-
0 0 0 1 0 b	Timer A0	-
0 0 0 1 1 b	Timer A1	-
0 0 1 0 0 b	Timer A2	-
0 0 1 0 1 b	Timer A3	SI/O3
0 0 1 1 0 b	Timer A4	SI/O4
0 0 1 1 1 b	Timer B0	Both edges of INT3 pin
0 1 0 0 0 b	Timer B1	-
0 1 0 0 1 b	Timer B2	-
0 1 0 1 0 b	UART0 transmission	-
0 1 0 1 1 b	UART0 reception/ACK0	-
0 1 1 0 0 b	UART2 transmission	-
0 1 1 0 1 b	UART2 reception/ACK2	-
0 1 1 1 0 b	A/D conversion	-
0 1 1 1 1 b	UART1 reception/ACK1	-
1 0 0 0 0 b	UART1 transmission	Falling edge of INT7 pin
1 0 0 0 1 b	UART5 transmission	Both edges of INT7 pin
1 0 0 1 0 b	UART5 reception/ACK5	-
1 0 0 1 1 b	UART6 transmission	-
1 0 1 0 0 b	UART6 reception/ACK6	-
1 0 1 0 1 b	UART7 transmission	-
1 0 1 1 0 b	UART7 reception/ACK7	-
1 0 1 1 1 b	_	-
1 1 X X X b	-	_

X indicates 0 or 1. - indicates no setting.

## 16.3 Operations

### 16.3.1 DMA Enabled

When data transfer starts after setting the DMAE bit in the DMiCON register (i = 0 to 3) to 1 (enabled), the DMAC operates as listed below. If 1 is written to the DMAE bit when it is already set to 1, the DMAC also performs the following operation.

- The forward address pointer is reloaded with the SARi register value when the DSD bit in the DMiCON register is 1 (forward), or the DARi register value when the DAD bit in the DMiCON register is 1 (forward).
- The DMAi transfer counter is reloaded with the DMAi transfer counter reload register value.

### 16.3.2 DMA Request

The DMAC can generate a DMA request as triggered by the request source that is selected with the DMS bit and bits DSEL4 to DSEL0 in the DMiSL register (i = 0 to 3) on each channel. Table 16.7 lists the Timing at Which the DMAS Bit Changes State.

Whenever a DMA request is generated, the DMAS bit is set to 1 (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit is set to 1 (enabled) when this occurs, the DMAS bit is set to 0 (DMA not requested) immediately before a data transfer starts. This bit cannot be set to 1 by a program (writing a 1 has no effect).

If the DMAE bit is 1, the DMAS bit in almost all cases is 0 when read in a program, because a data transfer starts immediately after a DMA request is generated. Read the DMAE bit to determine whether the DMAC is enabled. When a DMA request transfer cycle is shorter than a DMA transfer cycle, the number of transfer requests and the number of transfers do not match.

When the peripheral function is selected as a DMA source, relations with interrupts are as follows:

- DMA transfers are not affected by the I flag or interrupt control registers. DMA requests are always accepted even when interrupt requests are not accepted.
- The IR bit in the interrupt control register retains its value when a DMA transfer is accepted.

DMA Source	DMAS Bit in the DMiCON Register		
DIVIA Source	Timing at Which the Bit is Set to 1	Timing at Which the Bit is Set to 0	
Software trigger	When the DSR bit in the DMiSL register		
Soltware trigger	is set to 1		
	When an input edge of pins INTO to		
External factor	INT7 matches with what is selected by		
	bits DSEL4 to DSEL0 and DMS in the	<ul> <li>Immediately before a data transfer</li> </ul>	
	DMiSL register.	starts	
	When an interrupt request of the	• When set by writing a 0 by a program	
Peripheral function	peripheral function selected by bits		
	DSEL4 to DSEL0 and DMS bit in the		
	DMiSL register is generated. (If the IR		
	bit in an interrupt control register is 0,		
	the timing is when 0 is changed to 1.)		

Table 16.7	Timing at Which the DMAS Bit Changes State
------------	--

i = 0 to 3

# 16.3.3 Transfer Cycles

A transfer cycle is composed of a bus cycle to read data from a source address (source read), and a bus cycle to write data to a destination address (destination write). The number of read and write bus cycles depends on the source and destination addresses.

Figure 16.2 shows Transfer Cycles for Source Read Operations. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle. For example, when data is transferred in 16-bit units, and the source address of transfer is an odd address ((2) in Figure 16.2), two source read bus cycles and two destination write bus cycles are required.

# 16.3.3.1 Effect of Source and Destination Addresses

When a 16-bit unit of data is transferred with a 16-bit data bus and the source address starts with an odd address, the source-read cycle is incremented by one bus cycle, compared to a source address starting with an even address.

When a 16-bit unit of data is transferred with a 16-bit data bus and the destination address starts with an odd address, the destination-write cycle is incremented by one bus cycle, compared to a destination address starting with an even address.

# 16.3.3.2 Effect of Software Wait


For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required increases by an amount equal to the number of software wait states.

# 16.3.3.3 Memory Expansion Mode and Microprocessor Mode

In memory expansion or microprocessor mode, the transfer cycle is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or  $\overline{\text{RDY}}$  signal.

If 16 bits of data are transferred on an 8-bit data bus (input to the BYTE pin is high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC accesses an internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC uses the data bus width selected by the BYTE pin.

DMA transfers to and from an external area are affected by the  $\overline{\text{RDY}}$  signal. Refer to 11.3.5.6 " $\overline{\text{RDY}}$  Signal" for more information.



#### 16.3.4 DMAC Transfer Cycles

The number of DMAC transfer cycles can be calculated as shown below.

Number of transfer cycles per transfer unit = Number of read cycles x j + Number of write cycles x k

Transfor Unit	Due Width	Access	Single-C	hip Mode		ansion Mode essor Mode
Transfer Unit	Bus Width	Address	No. of Read	No. of Write	No. of Read	No. of Write
			Cycles	Cycles	Cycles	Cycles
	16-bit	Even	1	1	1	1
8-bit transfers	(BYTE = low)	Odd	1	1	1	1
(DMBIT = 1)	8-bit	Even	N/A	N/A	1	1
	(BYTE = high)	Odd	N/A	N/A	1	1
	16-bit	Even	1	1	1	1
16-bit transfers	(BYTE = low)	Odd	2	2	2	2
(DMBIT = 0)	8-bit		N/A	2	2	
	(BYTE = high)	Odd	N/A	N/A	2	2

Table 16.8DMAC Transfer Cycles

DMBIT: Bit in the DMiCON register (i = 0 to 3)

#### Table 16.9Coefficients j and k (1/2)

		Internal Area			External Area	
	Internal R	OM, RAM	SFR		Multiplex bus	
	No wait	Wait states	1 wait state		Wait states (1)	
	states	Wall States	I wan state	1 wait state	2 wait states	3 wait states
j	1	2	2	3	3	4
k	1	2	2	3	3	4

Note:

1. Depends on the set value of the CSE register.

#### Table 16.10 Coefficients j and k (2/2)

				External Ar	ea			
				Separate bu	s (1)			
	No wait			Wait	states (2)			
	states	1wait state	2 wait states	3 wait states	2 <b>φ</b> + 3φ	2 <b>φ</b> + 4φ	3 <b></b> + 4	4 <b></b> + 5
	olaloo	(1φ + 1φ)	(1φ + 2φ)	(1¢ + 3¢)	Ζψ + Οψ	<b>∠</b> ψ + <b>+</b> ψ	<b>υφ + 4</b> φ	<b>Ψ</b> Ψ + ΟΨ
j	1	2	3	4	5	6	7	9
k	2	2	3	4	5	6	7	9

Notes:

1. When recovery cycle inserted is selected at bits EWR1 and EWR0 in the EWR register, add the recovery cycle.

2. Depends on the set values of registers CSE and EWC.

## 16.3.5 Single Transfer Mode

In single transfer mode, the transfer stops when the DMAi transfer counter underflows. Figure 16.3 shows Operation Example in Single Transfer Mode.




Figure 16.3 Operation Example in Single Transfer Mode

#### 16.3.6 Repeat Transfer Mode

In repeat transfer mode, when the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and DMA transfer continues. Figure 16.4 shows Operation Example in Repeat Transfer Mode.




Figure 16.4 Operation Example in Repeat Transfer Mode

# 16.3.7 Channel Priority and DMA Transfer Timing

If multiple channels among DMA0 to DMA3 are enabled and DMA transfer request signals are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to 1 (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the following channel priority: DMA0 > DMA1 > DMA2 > DMA3. The DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period is described below. Figure 16.5 shows an example of DMA Transfer by External Sources.

In Figure 16.5, DMA0, which has a high channel priority, is received first to start a transfer when DMA0 and DMA1 requests are generated simultaneously. After one DMA0 transfer is completed, the bus access privilege is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus access privilege is again returned to the CPU.

In addition, DMA requests cannot be incremented since each channel has one DMAS bit. Therefore, when DMA requests, such as DMA1 in Figure 16.5, occur more than once, the DMAS bit is set to 0 after receiving the bus access privilege. The bus access privilege is returned to the CPU when one transfer is completed.




Figure 16.5 DMA Transfer by External Sources

#### 16.4 Interrupts

Refer to operation examples for interrupt request generation timing. For the details of interrupt control, refer to 14.7 "Interrupt Control".

Table 16.11	DMAC Interrupt Related Registers
-------------	----------------------------------

Address	Register	Symbol	Reset Value
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXX X000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXX X000b
0069h	DMA2 Interrupt Control Register	DM2IC	XXXX X000b
006Ah	DMA3 Interrupt Control Register	DM3IC	XXXX X000b

When the DMS bit or bits DSEL4 to DSEL0 in the DMiSL register are changed, the DMAS bit in the DMiCON sometimes becomes 1 (DMA requested). Therefore, set the DMAS bit to 0 (DMA not requested) after the DMS bit or bits DSEL4 to DSEL0 in the DMiSL register are changed. Refer to 14.13 "Notes on Interrupts".

# 16.5 Notes on DMAC

# 16.5.1 Write to the DMAE Bit in the DMiCON Register (i = 0 to 3)

When both of following conditions are met, follow steps (1) and (2) below.

• Write a 1 (DMAi is in active state) to the DMAE bit when it is 1.

• A DMA request may be generated at the same time the DMAE bit is being written.

Steps

- (1) Set bits DMAE and DMAS in the DMiCON register to 1 simultaneously <sup>(1)</sup>.
- (2) Make sure that the DMAi circuit is in an initialized state <sup>(2)</sup> in a program. If the DMAi is not in an initialized state, repeat these two steps.

Notes:

 The DMAS bit remains unchanged even if set to 1. However, it becomes 0 when set to 0 (DMA not requested). To prevent the DMAS bit from being modified to 0, 1 should be written to the DMAS bit when 1 is written to the DMAE bit. This setting allows the DMAS bit to retain its value previous to being rewritten.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, set the DMAS bit to 1 to retain the DMA request that was generated while executing the instruction.

2. Read the TCRi register to verify whether the DMAi is in an initialized state. If the read value is equal to a value that was written to the TCRi register before DMA transfer starts, the DMAi is in an initialized state. (When a DMA request is generated after writing to the DMAE bit, the read value is a value written to the TCRi register minus 1.) If the read value is a value in the middle of a transfer, the DMAi is not in an initialized state.

## 16.5.2 Changing the DMA Request Source

When the DMS bit or bits DSEL4 to DSEL0 in the DMiSL register are changed, the DMAS bit in the DMiCON sometimes becomes 1 (DMA requested). Set the DMAS bit to 0 (DMA not requested) after the DMS bit or bits DSEL4 to DSEL0 in the DMiSL register are changed.

# 17. Timer A

#### Note

The 80-pin package does not have pins TA1IN, TA1OUT, TA2IN and TA2OUT. Do not use functions associated with these pins.

## 17.1 Introduction

Timers A consists of timers A0 to A4. Each timer operates independently of the others. Table 17.1 lists Timer A Specifications, Table 17.2 lists Differences in Timer A Mode, Figure 17.1 shows Timer A and B Count Sources, Figure 17.2 shows Timer A Configuration, Figure 17.3 shows Timer A Block Diagram, and Table 17.3 lists I/O Ports.

Table 17.1	Timer A Specifications
------------	------------------------

Item	Specification
Configuration	16-bit timer × 5
Operating modes	<ul> <li>Timer mode The timer counts an internal count source.</li> <li>Event counter mode The timer counts pulses from an external device or overflows and underflows of other timers.</li> <li>One-shot timer mode The timer outputs a pulse only once before it reaches the count 0000h.</li> <li>Pulse width modulation mode (PWM mode) The timer outputs pulses of given width and cycle successively.</li> <li>Programmable output mode The timer outputs a given pulse width of a high-/low- level signal (timers A1, A2, and A4).</li> </ul>
Interrupt sources	Overflow/underflow × 5

#### Table 17.2 Differences in Timer A Mode

Item	Timer				
nem	A0	A1	A2	A3	A4
Event counter mode (two-phase pulse signal processing)	No	No	Yes	Yes	Yes
Programmable output mode	No	Yes	Yes	No	Yes





Figure 17.1 Timer A and B Count Sources






Figure 17.3 Timer A Block Diagram

#### Table 17.3 I/O Ports

Pin Name	I/O	Function
TAiIN	Input <sup>(1)</sup>	Gate input (timer mode) Count source input (event counter mode) Two-phase signal input (event counter mode (two-phase pulse signal processing)) Trigger input (one-shot timer mode, PWM mode, programmable output mode)
TAiOUT	Output <sup>(2)</sup>	Pulse output (timer mode, event counter mode, one-shot timer mode, PWM mode, and programmable output mode)
Input <sup>(1)</sup>	Two-phase pulse input (event counter mode (two-phase pulse signal processing))	
ZP	Input <sup>(1)</sup>	Z-phase (counter initialization) input (event counter mode (two-phase pulse signal processing))

i = 0 to 4; however, i = 2, 3, 4 for two-phase pulse input, and i = 1, 2, 4 in programmable output mode Notes:

- 1. When using pins TAiIN, TAiOUT, and ZP for input, set the port direction bits corresponding to the pins to 0 (input mode).
- 2. The TA0OUT pin is an N-channel open drain output.

## 17.2 Registers

Table 17.4 lists registers associated with timer A.

Set the TCDIV00 bit in the TCKDIVC0 register before setting other registers associated with timer A. After changing the TCDIV00 bit, set other registers associated with timer A again.

Refer to "registers and the setting" in each mode for registers and bit settings.

#### Table 17.4 Registers


Address	Register	Symbol	Reset Value
0012h	Peripheral Clock Select Register	PCLKR	0000 0011b
0015h	Clock Prescaler Reset Flag	CPSRF	0XXX XXXXb
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
01CBh	Timer AB Division Control Register 0	TCKDIVC0	0000 X000b
01D0h	Timer A Count Source Select Register 0	TACS0	00h
01D1h	Timer A Count Source Select Register 1	TACS1	00h
01D2h	Timer A Count Source Select Register 2	TACS2	X0h
01D4h	16-Bit Pulse Width Modulation Mode Function Select Register	PWMFS	0XX0 X00Xb
01D5h	Timer A Waveform Output Function Select Register	TAPOFS	XXX0 0000b
01D8h	Timer A Output Waveform Change Enable Register	TAOW	XXX0 X00Xb
0302h	Timer A1-1 Register	TA11 -	XXh
0303h			XXh
0304h	Timer A2-1 Register	TA21	XXh
0305h		IAZI	XXh
0306h	Timer A4-1 Register	TA41	XXh
0307h		1741	XXh
0320h	Count Start Flag	TABSR	00h
0322h	One-Shot Start Flag	ONSF	00h
0323h	Trigger Select Register	TRGSR	00h
0324h	Up/Down Flag	UDF	00h
0326h	Timer A0 Register	TA0	XXh
0327h		IAU	XXh
0328h	Timer A1 Register	TA1	XXh
0329h			XXh
032Ah	Timor A2 Pogistor	TA2	XXh
032Bh	Timer A2 Register	IAZ	XXh
032Ch	Timer A2 Degister	TAO	XXh
032Dh	Timer A3 Register	TA3 -	XXh
032Eh	Timer A4 Register	TA4	XXh
032Fh		174	XXh
0336h	Timer A0 Mode Register	TA0MR	00h
0337h	Timer A1 Mode Register	TA1MR	00h
0338h	Timer A2 Mode Register	TA2MR	00h
0339h	Timer A3 Mode Register	TA3MR	00h
033Ah	Timer A4 Mode Register	TA4MR	00h

# 17.2.1 Peripheral Clock Select Register (PCLKR)

b6         b5         b4         b3         b2         b1         b0           0         0         0         0         0         0         0	Symbol PCLKR	Addre 0012		After Reset 0000 0011b
	Bit Symbol	Bit Name	Function	RW
	PCLK0	Timers A and B clock select bit (clock source for timers A and B, the dead time timer, and multi-master I <sup>2</sup> C-bus interface)	0: f2TIMAB/f2IIC 1: f1TIMAB/f1IIC	RW
	PCLK1	SI/O clock select bit (clock source for UART0 to UART2, UART5 to UART7, SI/O3, and SI/O4)	0: f2SIO 1: f1SIO	RW
	 (b4-b2)	Reserved bits	Set to 0	RW
     	PCLK5	Clock output function expansion bit (enabled in single-chip mode)	0: Selected by bits CM01 to CM00 in the CM0 register 1: Output f1	RW
	 (b7-b6)	Reserved bits	Set to 0	RW

Set the PCLKR register after the PRC0 bit in the PRCR register is set to 1 (write enabled).

# 17.2.2 Clock Prescaler Reset Flag (CPSRF)



# 17.2.3 Peripheral Clock Stop Register (PCLKSTP1)


b6 b5 b4 b3 b2 b1 b0	Symbol	Addre	ss After Rese	t
	PCLKST	P1 0016h	X000 00	00b
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
	(b7)	No register bit. If necessary, undefined	set to 0. When read, the read value is	_

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCLKSTP1 register is rewritten.

# PCKSTP11 (Timer Peripheral Clock Stop Bit) (b2)

Set the PCKSTP11 bit to 0 (f1 provide enabled) when using the f1 as the clock source.

# 17.2.4 Timer AB Division Control Register 0 (TCKDIVC0)



TCDIV00 (Clock select prior to timer AB division bit) (b0)

Set the TCDIV00 bit while timer A and B stops.

Set the TCDIV00 bit before setting other registers associated with timer A.

After changing the TCDIV00 bit, set other registers associated with timer A again.

# 17.2.5 Timer A Count Source Select Register i (TACSi) (i = 0 to 2)

b6 b5 b4 b3 b2 b1 b0	Symbo TACS0 to		Address D0h to 01D1h	After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	- TCS0		b2 b1 b0 0 0 0:f1TIMAB or f2TIMAB 0 0 1:f8TIMAB	RW
	- TCS1	TAi count source select bit	0 1 0:f32TIMAB 0 1 1:f64TIMAB 1 0 0:f0C0-F	RW
	- TCS2	•	1 0 1 : fOCO-S 1 1 0 : fC32 1 1 1 : Do not set	RW
	тсзз	TAi count source option specified bit	0 : TCK0, TCK1 enabled, TCS0 to TCS2 disabled 1 : TCK0, TCK1 disabled, TCS0 to TCS2 enabled	RW
	TCS4		b6 b5 b4 0 0 0:f1TIMAB or f2TIMAB 0 0 1:f8TIMAB	RW
· · · · · · · · · · · · · · · · · · ·	TCS5	TAj count source select bit	0 1 0:f32TIMAB 0 1 1:f64TIMAB 1 0 0:f0C0-F	RW
	TCS6		1 0 1 : fOCO-S 1 1 0 : fC32 1 1 1 : Do not set	RW
	- TCS7	TAj count source option specified bit	0 : TCK0, TCK1 enabled, TCS4 to TCS6 disabled 1 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled	RW
TACS0 register: i			ress	After Reset X0h
	- TCS0		b2 b1 b0 0 0 0 ; f1TIMAB or f2TIMAE	s RW
	- TCS1	TA4 count source select bit	0 0 1 : f8TIMAB 0 1 0 : f32TIMAB 0 1 1 : f64TIMAB	RW
	- TCS2		1 0 0 : fOCO-F 1 0 1 : fOCO-S 1 1 0 : fC32 1 1 1 : Do not set	RW
	TCS3	TA4 count source option	0 : TCK0 to TCK1 enabled, TCS0 to TCS2 disabled	RW

No register bits. If necessary, set to 0. Read as undefined value.

TCS0 to TCS2 enabled

TCS2-TCS0 (TAi count source select bit) (b2-b0) (i = 0, 2, 4) TCS6-TCS4 (TAj count source select bit) (b6-b4) (i = 1, 3) Select f1TIMAB or f2TIMAB by the PCLK0 bit in the PCLKR register.

(b7-b4)

# 17.2.6 16-Bit Pulse Width Modulation Mode Function Select Register (PWMFS)


b6 b5 b4 b3 b2 b1 b0	Symbol PWMFS			After Reset 0XX0 X00Xb
	Bit Symbol	Bit Name	Function	RW
	(b0)	No register bit. If necessary, s	set to 0. Read as undefined value	_
	PWMFS1	Timer A1 programmable output mode select bit	0 : PWM mode 16-bit PWM 1 : Programmable output mode	RW
	PWMFS2	Timer A2 programmable output mode select bit	0 : PWM mode 16-bit PWM 1 : Programmable output mode	RW
	(b3)	No register bit. If necessary, s	set to 0. Read as undefined value	_
	PWMFS4	Timer A4 programmable output mode select bit	0 : PWM mode 16-bit PWM 1 : Programmable output mode	RW
[_]	 (b6-b5)	No register bits. If necessary,	set to 0. Read as undefined value	_
	(b7)	Reserved bit	Set to 0	RW

PWMFS1 (Timer A1 programmable output mode select bit) (b1) PWMFS2 (Timer A2 programmable output mode select bit) (b2)

PWMFS4 (Timer A4 programmable output mode select bit) (b4)

The bits are enabled when bits TMOD1 to TMOD0 in the TAiMR register are 11b (PWM mode or programmable output mode), and the MR3 bit in the TAiMR register is 0 (16-bit PWM mode).

# 17.2.7 Timer A Waveform Output Function Select Register (TAPOFS)



# 17.2.8 Timer A Output Waveform Change Enable Register (TAOW)

Symbol TAOW	Address 01D8h		After Reset XXX0 X00Xb
Bit Symbol	Bit Name	Function	RW
  (b0)	No register bit. If necessary, s	set to 0. Read as undefined value	-
TA1OW	Timer A1 output waveform change enable bit	0 : Change disabled 1 : Change enabled	RW
 TA2OW	Timer A2 output waveform change enable bit	0 : Change disabled 1 : Change enabled	RW
 (b3)	No register bit. If necessary, s	set to 0. Read as undefined value	
 TA4OW	Timer A4 output waveform change enable bit	0 : Change disabled 1 : Change enabled	RW
  (b7-b5)	No register bit. If necessary, s	set to 0. Read as undefined value	_

The TAOW register is enabled in programmable output mode.

To change cycles or width of the output waveform, follow the instructions below.

(1)Set the TAiOW bit to 0 (output waveform change disabled). (i = 1, 2, 4)

(2)Write to the TAi register and/or the TAi1 register.

(3)Set the TAiOW bit to 1 (output waveform change enabled).

The updated value is reloaded when the TAiOW bit is 1 (output waveform change enabled) at one cycle before the rising edge of the TAiOUT output (the falling edge when the POFSi bit is 1). The value before the update is reloaded when the TAiOW bit is 0 (output waveform change disabled).

# 17.2.9 Timer Ai Register (TAi) (i = 0 to 4)

5) (b8)	Symbol TA0 TA1 TA2 TA3 TA4	Address 0327h to 0326h 0329h to 0328h 032Bh to 032Ah 032Dh to 032Ch 032Fh to 032Eh	After R Undefi Undefi Undefi Undefi Undefi	ned ned ned ned
	Mode	Function	Setting Range	RW
<u> </u>	Timer mode	When n = set value, count cycle: $\frac{(n + 1)}{f_j}$	0000h to FFFFh	RW
	Event counter mode	When n = set value, FFFFh - n + 1 count (at increment) n + 1 count (at decrement)	0000h to FFFFh	RW
	One-shot timer mode	When n = set value, pulse width: <u>n</u> fj	0000h to FFFFh	WO
	Pulse width modulation mode (16-bit PWM mode)	When n = set value, PWM period: $\frac{(2^{16} - 1)}{f_j}$ PWM pulse width: $\frac{n}{f_j}$	0000h to FFFEh	WO
	Pulse width modulation mode (8-bit PWM mode)	When n = high-order address set value, m = low-order address set value, PWM period: $(2^8 - 1) \times (m + 1)$ fj PWM pulse width: $(m + 1)n$ fj	00h to FEh (High-order address) 00h to FFh (Low-order address)	WO
	Programmable output mode	When n = set value of TAi1 register, m = set value of TAi register, high-level duration: m fj low-level duration: n fj	0000h to FFFFh	WO

Access the register in 16-bit units. Use the MOV instruction to write to the TAi register.

## **Event Counter Mode**

The timer counts pulses from an external device, or the overflows/underflows of other timers.

## **One-Shot Timer Mode**

If the TAi register is set to 0000h, the counter does not work and timer Ai interrupt requests are not generated. Furthermore, if pulse output is selected, no pulses are output from the TAiOUT pin.


## Pulse Width Modulation Mode (16-bit PWM mode)

If the TAi register is set to 0000h, the counter does not work, the output level on the TAiOUT pin remains low, and timer Ai interrupt requests are not generated.

# Pulse Width Modulation Mode (8-bit PWM mode)

This mode operates as 8-bit prescaler (eight low-order bits) and 8-bit pulse width modulator (eight highorder bits). When the eight high-order bits of the TAi register are set to 00h, the counter does not work, the output level on the TAiOUT pin remains low, and timer Ai interrupt requests are not generated.

# 17.2.10 Timer Ai-1 Register (TAi1) (i = 1, 2, 4)



# 17.2.11 Count Start Flag (TABSR)

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TABSR	Address 0320h		After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TA0S	Timer A0 count start flag	0 : Count stopped 1 : Count started	RW
	TA1S	Timer A1 count start flag		RW
	TA2S	Timer A2 count start flag		RW
	TA3S	Timer A3 count start flag		RW
· · · · · · · · · · · · · · · · · · ·	TA4S	Timer A4 count start flag		RW
	TB0S	Timer B0 count start flag		RW
	TB1S	Timer B1 count start flag		RW
L	TB2S	Timer B2 count start flag		RW

# 17.2.12 One-Shot Start Flag (ONSF)

7 b6 b5 b4 b3 b2 b1 b0	Symbol ONSF	Address 0322h	After Rese 00h	et
	Bit Symbol	Bit Name	Function	RW
	TA0OS	Timer A0 one-shot start flag	The timer starts counting by setting this bit to 1. Read as 0	RW
· · · · · · · · · · · · · · · · · · ·	TA1OS	Timer A1 one-shot start flag		RW
	TA2OS	Timer A2 one-shot start flag		RW
	TA3OS	Timer A3 one-shot start flag		RW
	TA4OS	Timer A4 one-shot start flag		RW
·	TAZIE	Z-phase input enable bit	0 : Z-phase input disabled 1 : Z-phase input enabled	RW
	TA0TGL	Timer A0 event/trigger select	b7 b6 0 0 : Input on TA0IN pin selected	RW
	TA0TGH	bit	<ul> <li>0 1 : Timer B2 selected</li> <li>1 0 : Timer A4 selected</li> <li>1 1 : Timer A1 selected</li> </ul>	RW

## TAiOS (Timer Ai one-shot start flag) (i = 0 to 4) (b4-b0)

This bit is enabled in one-shot timer mode. When the MR2 bit in the TAi register is 0 (TAiOS bit enabled), the timer Ai count starts by setting the TAiOS bit to 1 after setting the TAiS bit in the TABSR register to 1 (start counting).

## TAZIE (Z-phase input enable bit) (b5)

This bit is used in event counter mode (two-phase pulse signal processing) of timer A3. Refer to 17.3.4.3 "Counter Initialization by Two-Phase Pulse Signal Processing" for details.

# TA0TGH-TA0TGL (Timer A0 event/trigger select bit) (b7-b6)

This bit is used to select an event or a trigger in the following modes:

- An event in event counter mode (not using two-phase pulse signal processing)
- A trigger in one-shot timer mode or PWM mode

The above applies when the MR2 bit in the TA0MR register is 1 (trigger selected by bits TA0TGH to TA0TGL).

The active edge of input signals can be selected by the MR1 bit in the TA0MR register when bits TA0TGH to TA0TGL are 00b.

When bits TA0TGH to TA0TGL are set to 01b, 10b, or 11b, an event or a trigger occurs when an interrupt request of the selected timer is generated. (An event or trigger occurs while an interrupt is disabled because bits TA0TGH to TA0TGL are not influenced by the I flag, IPL, or the interrupt control registers.)

# 17.2.13 Trigger Select Register (TRGSR)

b6 b5 b4 b3 b2 b1 b0	Symbo TRGSF		dress 323h	After Reset 00h
				0011
	Bit Symbol	Bit Name	Function	RW
	TA1TGL	Timer A1 event/trigger select bit	b1 b0 0 0 : Input on TA1IN selected 0 1 : TB2 selected	RW
	TA1TGH		1 0 : TA0 selected 1 1 : TA2 selected	RW
· · · · · · · · · · · · · · · · · · ·	TA2TGL	Timer A2 event/trigger select bit	b3 b2 0 0 : Input on TA2IN selected 0 1 : TB2 selected	RW
	TA2TGH		1 0 : TA1 selected 1 1 : TA3 selected	RW
	TA3TGL	Timer A3 event/trigger select bit	b5 b4 0 0 : Input on TA3IN selected 0 1 : TB2 selected	RW
	TA3TGH		1 0 : TA2 selected 1 1 : TA4 selected	RW
l	TA4TGL	Timer A4 event/trigger select bit	b7 b6 0 0 : Input on TA4IN selected 0 1 : TB2 selected	RW
	TA4TGH		1 0 : TA3 selected 1 1 : TA3 selected 1 1 : TA0 selected	RW

TA1TGH-TA1TGL (Timer A1 event/trigger select bit) (b1-b0) TA2TGH-TA2TGL (Timer A2 event/trigger select bit) (b3-b2) TA3TGH-TA3TGL (Timer A3 event/trigger select bit) (b5-b4) TA4TGH-TA4TGL (Timer A4 event/trigger select bit) (b7-b6)

These bits are used to select an event or a trigger of the following modes:

- Event in event counter mode (not using two-phase pulse signal processing)
- Trigger in one-shot timer mode, PWM mode, or programmable output mode The above applies when the MR2 bit in the TAiMR register is 1 (trigger selected by bits TAiTGH to TAiTGL).

The active edge of input signals can be selected by the MR1 bit in the TAiMR register when bits TAiTGH to TAiTGL are 00b.

When bits TAiTGH to TAiTGL are set to 01b, 10b, or 11b, an event or a trigger occurs when an interrupt request of the selected timer is generated. (An event or a trigger occurs while an interrupt is disabled because bits TAiTGH to TAiTGL are not influenced by the I flag, IPL, or the interrupt control registers.)

# 17.2.14 Up/Down Flag (UDF)


b6 b5 b4 b3 b2 b1 b0	Symbol UDF		Address 0324h	After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TAOUD	Timer A0 up/down flag	0 : Decrement 1 : Increment	RW
	TA1UD	Timer A1 up/down flag		RW
	TA2UD	Timer A2 up/down flag	-	RW
	TA3UD	Timer A3 up/down flag		RW
	TA4UD	Timer A4 up/down flag		RW
	TA2P	Timer A2 two-phase pulse signal processing select bit	<ul><li>0 : Two-phase pulse signal processing disabled</li><li>1 : Two-phase pulse signal processing</li></ul>	RW
	. TA3P	Timer A3 two-phase pulse signal processing select bit	enabled	RW
	TA4P	Timer A4 two-phase pulse signal processing select bit	]	RW

TAiUD (Timer Ai up/down flag) (i = 0 to 4) (b4 to b0)

Enabled in event counter mode (when not using two-phase pulse signal processing).

TA2P (Timer A2 two-phase pulse signal processing select bit) (b5) TA3P (Timer A3 two-phase pulse signal processing select bit) (b6) TA4P (Timer A4 two-phase pulse signal processing select bit) (b7) Set these bits to 0 when not using two-phase pulse signal processing.

# 17.2.15 Timer Ai Mode Register (TAiMR) (i = 0 to 4)



# 17.3 Operations

# 17.3.1 Common Operations

# 17.3.1.1 Operating Clock

The count source for each timer acts as a clock, controlling such timer operations as counting and reloading.

If the conditions to start counting are met, the counter not operating starts counting at the count timing of the first count source. For this reason, a delay exists between when the count start conditions are met and the counter starts counting. Figure 17.4 shows Output Example of One-Shot Timer Mode.




Figure 17.4 Output Example of One-Shot Timer Mode

# 17.3.1.2 Counter Reload Timing

Timer Ai starts counting from the value (n) set in the TAi register. The TAi register consists of a counter and a reload register. The counter starts decrementing the count source from n, reloads a value in the reload register at the next count source after the value becomes 0000h, and continues decrementing. (When incrementing, the counter reloads a value in the reload register at the next count source after the value becomes FFFh.)

The value written in the TAi register is reflected in the counter and the reload register at the timings below.

- When the count is stopped
- Between when the count starts and the first count source is input
  - A value written to the TAi register is immediately written to the counter and the reload register.
- After the count starts and the first count source is input
   A value written to the TAi register is immediately written to the reload register. The counter continues counting and reloads the value in the reload register at the next count source after the
  - value becomes 0000h (or FFFFh).

# 17.3.1.3 Count Source

Internal clocks are counted in timer mode, one-shot timer mode, PWM mode, and programmable output mode. (See Figure 17.1 "Timer A and B Count Sources".) Table 17.5 lists Timer A Count Source. f1 is any of the clocks listed below. (Refer to 8. "Clock Generator".) Set the PCKSTP11 bit in the PCLKSTP1 register to 0 (f1 provide enabled) when using the f1.

- Main clock divided by 1 (no division)
- fOCO-S divided by 1 (no division)
- fOCO-F divided by 1 (no division)

		Bi	t Set Value		
Count Source PCLK0		TCS3	TCS2 to TCS0	TCK1 to	Remarks
	FOLNU	TCS7	TCS6 to TCS4	TCK0	
f1TIMAB	1	0	-	00b	f1 or fOCO-F <sup>(1)</sup>
	I	1	000b	-	
f2TIMAB	0	0	-	00b	f1 divided by 2 or fOCO-F divided by $2^{(1)}$
	0	1	000b	-	In divided by 2 of 1000-1 divided by 2 (*)
f8TIMAB		0	-	01b	f1 divided by 8 or fOCO-F divided by 8 $^{(1)}$
		1	001b	-	Thankided by 8 of 1000-P divided by 8 (*)
f32TIMAB		0	-	10b	f1 divided by 32 or fOCO-F divided by 32 $^{(1)}$
1021111/1/10		1	010b	-	IT divided by 52 of 1000-1 divided by 52 07
f64TIMAB	-	1	011b	-	f1 divided by 64 or fOCO-F divided by 64 <sup>(1)</sup>
fOCO-F	-	1	100b	-	fOCO-F
fOCO-S	-	1	101b	-	fOCO-S
fC32		0	_	11b	fC32
		1	110b	-	1032

Table 17.5 Timer A Count Source

PCLK0: Bit in the PCLKR register

TCS7 to TCS0: Bits in registers TACS0 to TACS2

TCK1 to TCK0: Bits in the TAiMR register (i = 0 to 4)

Note:

1. Select f1 or fOCO-F by the TCDIV00 bit in the TCKDIVC0 register.

#### 17.3.2 Timer Mode

In timer mode, the timer counts a count source generated internally. Table 17.6 lists Timer Mode Specifications, Table 17.7 lists Registers and the Setting in Timer Mode, and Figure 17.5 shows Operation Example in Timer Mode.

Item	Specification
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-F, fOCO-S, fC32
Count operation	<ul> <li>Decrement</li> <li>When the timer underflows, it reloads the reload register contents and continues counting.</li> </ul>
Counter cycles	$\frac{(n + 1)}{fj}$ n: set value of TAi register 0000h to FFFFh fj: frequency of count source
Count start condition	Set the TAiS bit in the TABSR register to 1 (start counting).
Count stop condition	Set the TAiS bit to 0 (stop counting).
Interrupt request generation timing	Timer underflow
TAiIN pin function	I/O port or gate input
TAiOUT pin function	I/O port or pulse output
Read from timer	Count value can be read by reading the TAi register.
Write to timer	<ul> <li>When not counting Value written to the TAi register is written to both reload register and counter.</li> <li>When counting Value written to the TAi register is written to only reload register (transferred to counter when reloaded next).</li> </ul>
Selectable functions	<ul> <li>Gate function Counting can be started and stopped by an input signal to the TAilN pin.</li> <li>Pulse output function Whenever the timer underflows, the output polarity of the TAiOUT pin is inverted. When the TAiS bit is set to 0 (stop counting), the pin outputs a low-level signal.</li> <li>Output polarity control While the output polarity of the TAiOUT pin is inverted (the TAiS bit is set to 0 (stop counting)), the pin outputs a high-level signal.</li> </ul>

Table 17.6 Timer Mode Specifications

i = 0 to 4

Bit	Setting
PCLK0	Select the count source.
CPSR	Write a 1 to reset the clock prescaler.
PCKSTP11	Set to 0 when using f1.
TCDIV00	Select a clock used prior to timer AB frequency dividing.
PWMFSi	Set to 0.
7 to 0	Select the count source.
DOES	Select the output polarity when the MR0 bit in the TAiMR register
FOFSI	is 1 (pulse output).
TAiOW	Set to 0.
15 to 0	- (does not need to be set)
TAIS	Set to 1 when starting counting.
IAIS	Set to 0 when stopping counting.
TAiOS	Set to 0.
TAZIE	Set to 0.
TA0TGH to TA0TGL	Set to 00b.
TAITGH to TAITGL	Set to 00b.
TAiUD	Set to 0.
TAiP	Set to 0.
15 to 0	Set the counter value.
7 to 0	Refer to the TAiMR register below
	PCLK0 CPSR PCKSTP11 TCDIV00 PWMFSi 7 to 0 POFSi TAiOW 15 to 0 TAiS TAiOS TAIS TAIOS TAZIE TAOTGH to TAOTGL TAITGH to TAITGL TAIUD TAIP 15 to 0

Table 17.7	Registers and Their Setting in Timer Mode (1)

i = 0 to 4

Note:

<sup>1.</sup> This table does not describe a procedure.

<u>6 b5 b4 b3</u>	<u>b2 b1 b0</u>	Symbol TA0MR to TA4MR			After Reset 00h	
		Bit Symbol	Bit Name	Function	RW	
		TMOD0	Operation mode select bit	b1 b0 0 0:Timer mode	RW	
	L	TMOD1			RW	
		MR0	Pulse output function select bit	0 : No pulse output (TAiOUT pin functions as I/O port) 1 : Pulse output (TAiOUT pin functions as a pulse output pin)	RW	
		MR1	Gate function select bit	b4 b3 0 0: Gate function not available 0 1: ∫ (TAilN pin functions as I/O port) 1 0: Counts while input on the TAilN pin is low 1 1: Counts while input on the TAilN pin is high	RW	
		MR2				
		MR3	Set to 0 in timer mode		RW	
		TCK0		b1 b0 0 0 : f1TIMAB or f2TIMAB		
		TCK1	Count source select bit	0 1 : f8TIMAB 1 0 : f32TIMAB 1 1 : fC32	RW	

TCK1-TCK0 (Count source select bit) (b7-b6)

These bits are enabled when the TCS3 bit or TCS7 bit in registers TACS0 to TACS2 is set to 0 (TCK0 to TCK1 enabled).

Select f1TIMAB or f2TIMAB by the PCLK0 bit in the PCLKR register.




Figure 17.5 Operation Example in Timer Mode

## 17.3.3 Event Counter Mode (When Not Processing Two-Phase Pulse Signal)

In event counter mode, the timer counts pulses from an external device, or overflows/underflows of other timers. Timers A2, A3, and A4 can count two-phase external signals (refer to 17.3.4 "Event Counter Mode (When Processing Two-Phase Pulse Signal)"). Table 17.8 lists Event Counter Mode Specifications (When Not Processing Two-Phase Pulse Signal). Table 17.9 lists Registers and the Setting in Event Counter Mode (When Not Processing Two-Phase Pulse Signal). Figure 17.6 shows Operation Example in Event Counter Mode.

Item	Specification
Count source	<ul> <li>External signals input to the TAiIN pin (active edge can be selected by a program)</li> <li>Timer B2 overflows or underflows</li> <li>Timer Aj overflows or underflows (j = i - 1, except j = 4 if i = 0)</li> <li>Timer Ak overflows or underflows (k = i + 1, except k=0 if i = 4)</li> </ul>
Count operations	<ul> <li>Increment or decrement can be selected by a program.</li> <li>When the timer overflows or underflows, it reloads the reload register contents and continues counting. When selecting free-run type, the timer continues counting without reloading.</li> </ul>
Number of counts	<ul> <li>When selecting reload type:</li> <li>FFFFh - n + 1 for increment</li> <li>n + 1 for decrement</li> <li>n: set value of the TAi register 0000h to FFFFh</li> </ul>
Count start condition	Set the TAiS bit in the TABSR register to 1 (start counting).
Count stop condition	Set the TAiS bit to 0 (stop counting).
Interrupt request generation timing	Timer overflow or underflow
TAiIN pin function	I/O port or count source input
TAiOUT pin function	I/O port or pulse output
Read from timer	Count value can be read by reading the TAi register.
Write to timer	<ul> <li>When not counting Value written to the TAi register is written to both reload register and counter.</li> <li>When counting Value written to the TAi register is written to only reload register (transferred to counter when reloaded next).</li> </ul>
Selectable functions	<ul> <li>Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded.</li> <li>Pulse output function Whenever the timer underflows or underflows, the output polarity of the TAiOUT pin is inverted. When the TAiS bit is set to 0 (stop counting), the pin outputs a low-level signal.</li> <li>Output polarity control While the output polarity of the TAiOUT pin is inverted (the TAiS bit is set to 0 (stop counting)), the pin outputs a high-level signal.</li> </ul>

Table 17.8	Event Counter Mode Specification	s (When Not Processing Two-Phase Pulse Signal)

i = 0 to 4

1 0130		
Register	Bit	Setting
PCLKR	PCLK0	Set to 1.
CPSRF	CPSR	Write a 1 to reset the clock prescaler.
PCLKSTP1	PCKSTP11	- (setting unnecessary)
TCKDIVC0	TCDIV00	Set to 0.
PWMFS	PWMFSi	Set to 0.
TACS0 to TACS2	7 to 0	Set to 00h.
TAPOFS	POFSi	Select the output polarity when the MR0 bit in the TAiMR
	10101	register is 1 (pulse output).
TAOW	TAiOW	Set to 0.
TAi1	15 to 0	- (setting unnecessary)
TABSR	TAiS	Set to 1 when starting counting.
IADOR	IAO	Set to 0 when stopping counting.
	TAiOS	Set to 0.
ONSF	TAZIE Set to 0.	Set to 0.
	TA0TGH to TA0TGL	Select a count source.
TRGSR	TAiTGH to TAiTGL	Select a count source.
UDF	TAiUD	Select a count operation.
ODI	TAiP	Set to 0.
TAi	15 to 0	Set the counter value.
TAiMR	7 to 0	Refer to the TAiMR register below.
i = 0 to 4		

# Table 17.9Registers and Settings in Event Counter Mode (When Not Processing Two-Phase<br/>Pulse Signal) <sup>(1)</sup>

i = 0 to 4

Note:

1. This table does not describe a procedure.

7 b6 b5 b4 b3 b2 b1 b0	Syn	nbol	Address	After Reset
	TA0MR t	o TA4MR	0336h to 033Ah	00h
	Bit Symbol	Bit Name	Function	RW
	TMOD0	— Operation mode select bit	b1 b0 0 1 : Event counter mode	RW
	TMOD1			RW
	MR0	Pulse output function select bit	<ul> <li>0 : Pulse is not output</li> <li>(TAiOUT pin functions as I/O port)</li> <li>1 : Pulse is output</li> <li>(TAiOUT pin functions as pulse output)</li> </ul>	RW
	MR1	Count polarity select bit	0 : Counts falling edge of external signal 1 : Counts rising edge of external signal	RW
	MR2	Set to 0 in event counter m	node	RW
	MR3	Set to 0 in event counter mode		RW
l	TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Can be 0 or 1 when not using two-phase pulse signal processing		RW

# MR1 (Count polarity select bit) (b3)

This bit is enabled when bits TAiTGH to TAiTGL in the ONSF or TRGSR register are 00b (TAiIN pin input).




Figure 17.6 Operation Example in Event Counter Mode

#### 17.3.4 Event Counter Mode (When Processing Two-Phase Pulse Signal)

Timers A2, A3, and A4 can be used to count two-phase pulse signals. Table 17.10 lists Event Counter Mode Specifications (When Processing Two-Phase Pulse Signal with Timers A2, A3, and A4). Table 17.11 lists Registers and the Setting in Event Counter Mode (When Processing Two-Phase Pulse Signal).

## Table 17.10Event Counter Mode Specifications (When Processing Two-Phase Pulse Signal with<br/>Timers A2, A3, and A4)

Item	Specification
Count source	Two-phase pulse signals input to the TAiIN or TAiOUT pin
Count operations	<ul> <li>Increment or decrement can be selected by a two-phase pulse signal.</li> <li>When the timer overflows or underflows, it reloads the reload register contents and continues counting. When selecting free-run type, the timer continues counting without reloading.</li> </ul>
Number of counts	<ul> <li>When selecting reload type:</li> <li>FFFFh - n + 1 for increment</li> <li>n + 1 for decrement</li> <li>n: set value of the TAi register</li> <li>0000h to FFFFh</li> </ul>
Count start condition	Set the TAiS bit in the TABSR register to 1 (start counting).
Count stop condition	Set the TAiS bit to 0 (stop counting).
Interrupt request generation timing	Timer overflow or underflow
TAiIN pin function	Two-phase pulse input
TAiOUT pin function	Two-phase pulse input
Read from timer	Count value can be read by reading timer A2, A3, or A4 register.
Write to timer	<ul> <li>When not counting Value written to the TAi register is written to both reload register and counter.</li> <li>When counting Value written to the TAi register is written to only reload register (transferred to counter when reloaded next).</li> </ul>
Selectable functions	<ul> <li>Select normal or multiply-by-4 processing operation (timer A3).</li> <li>Counter initialization by Z-phase input (timer A3) The timer count value is initialized to 0 by Z-phase input.</li> </ul>

i = 2 to 4

	)	
Register	Bit	Setting
PCLKR	PCLK0	Set to 1.
CPSRF	CPSR	Write a 1 to reset the clock prescaler.
PCLKSTP1	PCKSTP11	- (setting unnecessary)
TCKDIVC0	TCDIV00	Set to 0.
PWMFS	PWMFSi	Set to 0.
TACS0 to TACS2	7 to 0	Set to 00h.
TAPOFS	POFSi	Set to 0.
TAOW	TAiOW	Set to 0.
TAi1	15 to 0	- (setting unnecessary)
TABSR	TAiS	Set to 1 when starting counting.
TABOIN		Set to 0 when stopping counting.
	TAiOS	Set to 0.
ONSF	TAZIE	Set to 1 when using Z-phase input at timer A3.
	TA0TGH to TA0TGL	Set to 00b.
TRGSR	TAiTGH to TAiTGL	Set to 00b.
UDF	TAiUD	Set to 0.
UDF	TAiP	Set to 1.
TAi	15 to 0	Set the counter value.
TAiMR	7 to 0	Refer to the TAiMR register below.
i = 2  to  4		

# Table 17.11 Registers and Settings in Event Counter Mode (When Processing Two-Phase Pulse Signal) <sup>(1)</sup>

i = 2 to 4

Note:

<sup>1.</sup> This table does not describe a procedure.

7 b6 b5 b4 b3 b2 b1 b0	Syr	nbol	Address	After Reset
	TA2MR t	o TA4MR	0338h to 033Ah	00h
	Bit Symbol	Bit Name	Function	RW
	TMOD0		b1 b0	RW
	TMOD1	Operation mode select bit	0 1 : Event counter mode	RW
	MR0	Set to 0 to use two-phase	signal processing	RW
	MR1	Set to 0 to use two-phase	signal processing	RW
	MR2	Set to 1 to use two-phase	signal processing	RW
	MR3	Set to 0 to use two-phase	signal processing	RW
	ТСК0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Two-phase pulse signal processing operation type select bit	0 : Normal processing operation 1 : Multiply-by-4 processing operation	RW

## TCK1 (Two-phase pulse signal processing operation type select bit) (b7)

The TCK1 bit can be set only for timer A3 mode register. No matter how this bit is set, timers A2 and A4 always operate in normal processing mode and multiply-by-4 processing mode, respectively.

## 17.3.4.1 Normal Processing

The timer increments rising edges or decrements falling edges on the TAjIN pin when input signals to the TAjOUT (j = 2, 3) pin is high level.




Figure 17.7 Normal Processing

## 17.3.4.2 Multiply-by-4 Processing

If the phase relationship is such that the input signal to the TAkIN pin goes high when the input signal to the TAkOUT pin (k = 3, 4) is high, the timer increments rising and falling edges of the input signal to pins TAkOUT and TAkIN. If the phase relationship is such that the input signal to the TAkIN pin goes low when the input signal to the TAkOUT pin is high, the timer decrements rising and falling edges of the input signal to pins TAkOUT pin the timer the input signal to the TAkIN pin goes low when the input signal to the TAkOUT pin is high, the timer decrements rising and falling edges of the input signal to pins TAkOUT and TAkIN.




Figure 17.8 Multiply-by-4 Processing

## 17.3.4.3 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to 0000h by Z-phase (counter initialization) input during two-phase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, multiply-by-4 processing, with Z-phase entered from the ZP pin.

Counter initialization by Z-phase input is enabled by writing 0000h to the TA3 register and setting the TAZIE bit in the ONSF register to 1 (Z-phase input enabled).

Counter initialization is accomplished by Z-phase input edge detection. The rising or falling edge can be selected as the active edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the ZP pin must be equal to or greater than one clock cycle of timer A3 count source.

The counter is initialized at the next count timing after accepting Z-phase input. Figure 17.9 shows the Relationship between the Two-Phase Pulse (A-Phase and B-Phase) and the Z-Phase.

When timer A3 overflow or underflow coincides with counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 17.9 Relationship between the Two-Phase Pulse (A-Phase and B-Phase) and the Z-Phase

#### 17.3.5 One-Shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. When the trigger occurs, the timer starts and continues operating for a given period. Table 17.12 lists One-Shot Timer Mode Specifications. Table 17.13 lists Registers and the Setting in One-Shot Timer Mode. Figure 17.10 shows Operation Example in One-Shot Timer Mode.

Item	Specification
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-F, fOCO-S, fC32
Count operations	<ul> <li>Decrement</li> <li>When the counter reaches 0000h, it stops counting after reloading a new value.</li> <li>When a trigger occurs while counting, the timer reloads a new value and restarts counting.</li> </ul>
Pulse width	n: set value of the TAi register 0000h to FFFFh However, the counter does not work if 0000h is set. fj: count source frequency
Count start condition	<ul> <li>The TAiS bit in the TABSR register is 1 (start counting) and one of the following triggers occurs:</li> <li>External trigger input from the TAiIN pin</li> <li>Timer B2 overflow or underflow</li> <li>Timer Aj overflow or underflow (j = i - 1, except j = 4 if i = 0)</li> <li>Timer Ak overflow or underflow (k = i + 1, except k = 0 if i = 4)</li> <li>The TAiOS bit in the ONSF register is set to 1 (one-shot timer start).</li> </ul>
Count stop condition	<ul> <li>When the counter is reloaded after reaching 0000h</li> <li>The TAiS bit is set to 0 (stop counting)</li> </ul>
Interrupt request generation timing	When the counter reaches 0000h
TAiIN pin function	I/O port or trigger input
TAiOUT pin function	I/O port or pulse output
Read from timer	An undefined value is read by reading the TAi register.
Write to timer	<ul> <li>When not counting and until the first count source is input after counting starts, the value written to the TAi register is written to both reload register and counter.</li> <li>When counting (after first count source input), the value written to the TAi register is written to only the reload register (transferred to the counter when reloaded next).</li> </ul>
Selectable functions	<ul> <li>Pulse output function The timer outputs a low-level signal when not counting and a high-level signal when counting.</li> <li>Output polarity control The output polarity of TAiOUT pin is inverted. (While the TAiS bit is set to 0 (stop counting), the pin outputs a high-level signal.)</li> </ul>

Table 17.12 One-Shot Timer Mode Specifications

i = 0 to 4

Register	Bit	Setting
PCLKR	PCLK0	Select the count source.
CPSRF	CPSR	Write a 1 to reset the clock prescaler.
PCLKSTP1	PCKSTP11	Set to 0 when using f1.
TCKDIVC0	TCDIV00	Select a clock used prior to timer AB frequency dividing.
PWMFS	PWMFSi	Set to 0.
TACS0 to TACS2	7 to 0	Select the count source.
TAPOFS	POFSi	Select the output polarity when the MR0 bit in the TAiMR
TAPOP3	POP3I	register is 1 (pulse output).
TAOW	TAiOW	Set to 0.
TAi1	15 to 0	- (setting unnecessary)
TABSR	TAiS	Set to 1 when starting counting.
TABOIN		Set to 0 when stopping counting.
	TAiOS	Set to 1 when starting counting while the MR2 bit is 0.
ONSF	TAZIE	Set to 0.
	TA0TGH to TA0TGL	Select a count trigger.
TRGSR	TAiTGH to TAiTGL	Select a count trigger.
UDF	TAiUD	Set to 0.
UDF	TAiP	Set to 0.
TAi	15 to 0	Set a high-level pulse width. <sup>(2)</sup>
TAiMR	7 to 0	Refer to the TAiMR register below.

Table 17.13	Registers and Settings in One-Shot Timer Mode (1)
-------------	---

i = 0 to 4

Notes:

- 1. This table does not describe a procedure.
- 2. This applies when the POFSi bit in the TAPOFS register is 0.

b6         b5         b4         b3         b2         b1         b0           0         1         0	,	nbol o TA4MR	Address A 0336h to 033Ah	After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TMOD0		b1 b0 1 0 : One-shot timer mode	RW
	TMOD1	Operation mode select bit		RW
	MR0	Pulse output function select bit	0 : No pulse output (TAiOUT pin functions as I/O port) 1 : Pulse output (TAiOUT pin functions as a pulse ou pin)	tput
	MR1	External trigger select bit	0 : Falling edge of input signal to TAilN p 1 : Rising edge of input signal to TAilN p	
	MR2	Trigger select bit	0 : TAiOS bit enabled 1 : Selected by bits TAiTGH and TAiTGL	RW
	MR3	Set to 0 in one-shot timer r	node	RW
	TCK0		b7 b6 0 0 : f1TIMAB or f2TIMAB	
	TCK1	Count source select bit	0 1 : f8TIMAB 1 0 : f32TIMAB 1 1 : fC32	RW

#### MR1 (External trigger select bit) (b3)

This bit is enabled when the MR2 bit is set to 1 and bits TAiTGH to TAiTGL in the ONSF register or TRGSR register are set to 00b (TAiIN pin input).

#### TCK1-TCK0 (Count source select bit) (b7-b6)

These bits are enabled when the TCS3 bit or TCS7 bit in registers TACS0 to TACS2 is set to 0 (TCK0 to TCK1 enabled).

Select f1TIMAB or f2TIMAB by the PCLK0 bit in the PCLKR register.




Figure 17.10 Operation Example in One-Shot Timer Mode

### 17.3.6 Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession. The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Table 17.14 lists PWM Mode Specifications. Table 17.15 lists Registers and the Setting in PWM Mode. Figure 17.11 and Figure 17.12 show Operation Example in 16-Bit Pulse Width Modulation Mode and Operation Example in 8-Bit Pulse Width Modulation Mode, respectively.

ltem	Specification
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32
Count operations	<ul> <li>Decrement (operating as an 8-bit or a 16-bit pulse width modulator)</li> <li>The timer reloads a new value at a rising edge of PWM pulse and continues counting.</li> <li>The timer is not affected by a trigger that occurs during counting.</li> </ul>
16-bit PWM	• Pulse width $\frac{n}{fj}$ • Cycle time $\frac{(2^{16}-1)}{fi}$
	n: set value of the TAi register fj: count source frequency
8-bit PWM	• Pulse width $\frac{n \times (m + 1)}{f_j}$ $(2^8 - 1) \times (m + 1)$
	• Cycle time $\frac{(2^8 - 1) \times (m + 1)}{fj}$ m: set value of the TAi register low-order address n: set value of the TAi register high-order address fj: count source frequency
Count start condition	<ul> <li>The TAiS bit of the TABSR register is set to 1 (start counting).</li> <li>The TAiS bit is 1 and external trigger input from the TAiIN pin</li> <li>The TAiS bit is 1 and one of the following external triggers occurs Timer B2 overflow or underflow</li> <li>Timer Aj overflow or underflow (j = i - 1, except j = 4 if i = 0)</li> <li>Timer Ak overflow or underflow (k = i + 1, except k = 0 if i = 4)</li> </ul>
Count stop condition	The TAiS bit is set to 0 (stop counting).
Interrupt request generation timing	On the falling edge of the PWM pulse
TAiIN pin function	I/O port or trigger input
TAiOUT pin function	Pulse output
Read from timer	An indeterminate value is read by reading the TAi register.
Write to timer	<ul> <li>When not counting Value written to the TAi register is written to both reload register and counter.</li> <li>When counting Value written to the TAi register is written to only reload register (transferred to counter when reloaded next).</li> </ul>
Selectable functions	• Output polarity control The output polarity of TAiOUT pin is inverted. (While the TAiS bit is set to 0 (stop counting), the pin outputs a high-level signal.)

Table 17.14	PWM Mode	Specifications
-------------	----------	----------------

i = 0 to 4

Register	Bit	Setting
PCLKR	PCLK0	Select the count source.
CPSRF	CPSR	Write a 1 to reset the clock prescaler.
PCLKSTP1	PCKSTP11	Set to 0 when using f1.
TCKDIVC0	TCDIV00	Select a clock used prior to timer AB frequency dividing.
PWMFS	PWMFSi	Set to 0.
TACS0 to TACS2	7 to 0	Select the count source.
TAPOFS	POFSi	Select the output polarity.
TAOW	TAiOW	Set to 0.
TAi1	15 to 0	- (setting unnecessary)
TABSR	TAiS	Set to 1 when starting counting.
TADOR		Set to 0 when stopping counting.
	TAiOS	Set to 0.
ONSF	TAZIE	Set to 0.
	TA0TGH to TA0GL	Select a count trigger.
TRGSR	TAiTGH to TAiTGL	Select a count trigger.
UDF	TAiUD	Set to 0.
	TAiP	Set to 0.
TAi	15 to 0	Select the pulse width and cycles.
TAiMR	7 to 0	Refer to the TAiMR register below.

Table 17.15	Registers and	Settings in	PWM Mode (1)
-------------	---------------	-------------	--------------

i = 0 to 4

Note:

<sup>1.</sup> This table does not describe a procedure.

b6 b5 b4 b3 b2 b1 b0	Syn	nbol	Address Aft	er Reset
	TA0MR t	o TA4MR	0336h to 033Ah	00h
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation mode select bit	1 1 : PWM mode	RW
	TMOD1		or programmable output mode	RW
	MR0	Pulse output function select bit	<ul> <li>0 : No pulse output</li> <li>(TAiOUT pin functions as I/O port)</li> <li>1 : Pulse output</li> <li>(TAiOUT pin functions as a pulse output pin)</li> </ul>	RW
	MR1	External trigger select bit	0 : Falling edge of input signal to TAiIN pin 1 : Rising edge of input signal to TAiIN pin	RW
	MR2	Trigger select bit	0 : Write 1 to the TAiS bit in the TABSR regi 1 : Selected by bits TAiTGH to TAiTGL	ster RW
	MR3	16/8-bit PWM mode select bit	0 : 16-bit PWM mode 1 : 8-bit PWM mode	RW
	TCK0	Count source select bit	b7 b6 0 0 : f1TIMAB or f2TIMAB	RW
	TCK1	Count source select bit	0 1 : f8TIMAB 1 0 : f32TIMAB 1 1 : fC32	RVV

#### MR1 (External trigger select bit) (b3)

This bit is enabled when the MR2 bit is set to 1 and bits TAiTGH to TAiTGL in the ONSF register or TRGSR register are set to 00b (TAiIN pin input).

#### TCK1-TCK0 (Count source select bit) (b7-b6)

These bits are enabled when the TCS3 bit or TCS7 bit in registers TACS0 to TACS2 is set to 0 (TCK0 to TCK1 enabled).

Select f1TIMAB or f2TIMAB by the PCLK0 bit in the PCLKR register.




Figure 17.11 Operation Example in 16-Bit Pulse Width Modulation Mode




Figure 17.12 Operation Example in 8-Bit Pulse Width Modulation Mode

## 17.3.7 Programmable Output Mode (Timers A1, A2, and A4)

In programmable output mode, the timer outputs low- and high-levels of pulse width successively. Table 17.16 lists Programmable Output Mode Specifications. Table 17.17 lists Registers and the Setting in Programmable Output Mode. Figure 17.13 shows Operation Example in Programmable Output Mode.

Item	Specification
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32
Count operations	<ul> <li>Decrement</li> <li>Reloads on the rising edge of pulse and continues counting</li> <li>When a trigger occurs while counting, the count is not affected.</li> </ul>
	• High-level pulse width $\frac{m}{f_j}$ $\xrightarrow{m n}_{}$
Pulse width	• Low-level pulse width $\frac{n}{fj}$
	m: set value of the TAi register n: set value of the TAi1 register fj: count source frequency
Count start condition	<ul> <li>The TAiS bit of the TABSR register is set to 1 (start counting).</li> <li>The TAiS bit is 1 and external trigger input from the TAiIN pin</li> <li>The TAiS bit is 1 and one of the following external triggers occurs Timer B2 overflow or underflow Timer Aj overflow or underflow (j = i - 1) Timer Ak overflow or underflow (k = i + 1, except k = 0 if i = 4)</li> </ul>
Count stop condition	The TAiS bit is set to 0 (stop counting).
Interrupt request generation timing	At the rising edge of pulse
TAIIN pin function	I/O port or trigger input
TAiOUT pin function	Pulse output
Read from timer	An undefined value is read by reading registers TAi and TAi1.
Write to timer	<ul> <li>When writing to registers TAi and TAi1 while not counting, the value is written to both reload register and counter.</li> <li>When writing to registers TAi and TAi1 while counting, the value is written to the reload register. (transferred to the counter when reloaded next).</li> </ul>
Selectable functions	Output polarity control The output polarity of TAiOUT pin is inverted. (While the TAiS bit is set to 0 (stop counting), the pin outputs a high-level signal.)

Table 17.16 Programmable Output Mode Specifications

i = 1, 2, and 4

Register	Bit	Setting
PCLKR	PCLK0	Select the count source.
CPSRF	CPSR	Write a 1 to reset the clock prescaler.
PCLKSTP1	PCKSTP11	Set to 0 when using f1.
TCKDIVC0	TCDIV00	Select a clock used prior to timer AB frequency dividing.
PWMFS	PWMFSi	Set to 1.
TACS0 to TACS2	7 to 0	Select the count source.
TAPOFS	POFSi	Select the output polarity.
TAOW	TAiOW	Set to 0 to disable output waveform change, and set to 1 to
IAOW	TAIOW	enable output waveform change.
TAi1	15 to 0	Set a low-level pulse width. <sup>(2)</sup>
TABSR	TAiS	Set to 1 when starting counting.
TABOIN		Set to 0 when stopping counting.
	TAiOS	Set to 0.
ONSF	TAZIE	Set to 0.
	TA0TGH to TA0TGL	Select a count trigger.
TRGSR	TAiTGH to TAiTGL	Select a count trigger.
UDF	TAiUD	Set to 0.
UDF	TAiP	Set to 0.
TAi	15 to 0	Set a high-level pulse width. <sup>(2)</sup>
TAiMR	7 to 0	Refer to the TAiMR register below.

Table 17.17	Registers and Settings in Programmable Output Mode <sup>(1)</sup>

i = 1, 2, and 4

Notes:

- 1. This table does not describe a procedure.
- 2. This applies when the POFSi bit in the TAPOFS register is 0.

b6 b5 b4 b3 b2 b1 b0	,	nbol o TA4MR	Address After F 0336h to 033Ah 00	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	On anotice, made as lost bit	b1 b0	RW
	TMOD1	Operation mode select bit	1 1 : PWM mode or programmable output mode	RW
	MR0	Pulse output function select bit	0 : No pulse output (TAiOUT pin functions as I/O port) 1 : Pulse output (TAiOUT pin functions as a pulse output pin)	RW
	MR1	External trigger select bit	0 : Falling edge of input signal to TAiIN pin 1 : Rising edge of input signal to TAiIN pin	RW
	MR2	Trigger select bit	0 : Write 1 to the TAiS bit in the TABSR register 1 : Selected by bits TAiTGH to TAiTGL	RW
	MR3	Set to 0 in programmable of	output mode	RW
	TCK0		b1 b0 0 0 : f1TIMAB or f2TIMAB	
	TCK1	Count source select bit	0 1 : f8TIMAB 1 0 : f32TIMAB 1 1 : fC32	RW

### MR1 (External trigger select bit) (b3)

This bit is enabled when bits TAiTGH to TAiTGL in the ONSF register or TRGSR register are set to 00b (TAiIN pin input).

#### TCK1-TCK0 (Count source select bit) (b7-b6)

These bits are enabled when the TCS3 bit or TCS7 bit in registers TACS0 to TACS2 is set to 0 (TCK0 to TCK1 enabled).

Select f1TIMAB or f2TIMAB by the PCLK0 bit in the PCLKR register.




Figure 17.13 Operation Example in Programmable Output Mode

#### 17.4 Interrupts

Refer to individual operation examples for interrupt request generating timing.

Refer to 14.7 "Interrupt Control" for details of interrupt control. Table 17.18 lists Timer A Interrupt Related Registers.

Table 17.18 Timer A Interrupt Related Registers

Address	Register	Symbol	Reset Value
0055h	Timer A0 Interrupt Control Register	TA0IC	XXXX X000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
0058h	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b

The IR bit in the TAiIC register may become 1 (interrupt requested) when the TMOD1 bit in the TAiMR register is changed from 0 to 1 (change from timer mode or event counter mode to one-shot timer mode, PWM mode, or programmable output mode). Make sure to follow the procedure below when setting the TMOD1 bit to 1. Refer to 14.13 "Notes on Interrupts" as well.

(1)Set bits ILVL2 to ILVL0 in the TAiIC register to 000b (interrupt disabled).

(2)Set the TAiMR register.

(3)Set the IR bit in the TAiIC register to 0 (interrupt not requested).

## 17.5 Notes on Timer A

#### 17.5.1 Common Notes on Multiple Modes

#### 17.5.1.1 Register Setting

The timer stops after reset. Set the mode, count source, counter value, etc., using registers TAiMR, TAi, TAi1, UDF, TRGSR, PWMFS, TACS0 to TACS2, TAPOFS, TCKDIVC0, PCLKR, and bits TAZIE, TA0TGL, and TA0TGH in the ONSF register before setting the TAiS bit in the TABSR register to 1 (count started) (i = 0 to 4).

Set the TCDIV00 bit in the TCKDIVC0 register before setting other registers associated with timer A. After changing the TCDIV00 bit, set other registers associated with timer A again.

Always make sure registers TAiMR, UDF, TRGSR, PWMFS, TACS0 to TACS2, TAPOFS, TCKDIVC0, PCLKR, and bits TAZIE, TA0TGL, TA0TGH in the ONSF register are modified while the TAiS bit is 0 (count stopped), regardless of whether after reset or not.

#### 17.5.2 Timer A (Timer Mode)

#### 17.5.2.1 Read from Timer

While counting, the counter value can be read at any time by reading the TAi register. However, if the counter is read at the same time as it is reloaded, the read value is FFFFh. Also, if the counter is read before it starts counting, or after a value is set in the TAi register while not counting, the set value is read.

#### 17.5.3 Timer A (Event Counter Mode)

#### 17.5.3.1 Read from Timer

While counting, the counter value can be read at any time by reading the TAi register. However, while reloading, FFFFh can be read in underflow, and 0000h in overflow. When the counter is read before it starts counting and after a value is set in the TAi register while not counting, the set value is read.

## 17.5.4 Timer A (One-Shot Timer Mode)

## 17.5.4.1 Stop While Counting

When setting the TAiS bit to 0 (count stopped), the following occurs:

- The counter stops counting and the contents of the reload register are reloaded.
- The TAiOUT pin outputs a low-level signal when the POFSi bit in the TAPOFS register is 0, and outputs a high-level signal when it is 1.
- After one cycle of the CPU clock, the IR bit in the TAilC register becomes 1 (interrupt requested).

### 17.5.4.2 Delay between the Trigger Input and Timer Output

As the one-shot timer output is synchronized with an internally generated count source, when an external trigger is selected, a maximum 1.5 cycle delay of the count source occurs between the trigger input to the TAilN pin and timer output.

## 17.5.4.3 Changing Operating Modes

The IR bit becomes 1 when the timer operating mode is set with any of the following:

- Selecting one-shot timer mode after reset
- Changing the operating mode from timer mode to one-shot timer mode
- Changing the operating mode from event counter mode to one-shot timer mode

To use the timer Ai interrupt (IR bit), set the IR bit to 0 after the changes listed above are made.

## 17.5.4.4 Retrigger

When a trigger occurs while counting, the counter reloads the reload register to continue counting after generating a retrigger and decrementing once. To generate a trigger while counting, generate a retrigger after more than one cycle of the timer count source has elapsed following the previous trigger.

When an external trigger is generated, do not generate a retrigger for 300 ns before the count value becomes 0000h. The one-shot timer may stop counting.

## 17.5.5 Timer A (Pulse Width Modulation Mode)

## 17.5.5.1 Changing Operating Modes

The IR bit becomes 1 when setting a timer operating mode with any of the following:

- Selecting PWM mode or programmable output mode after reset
- Changing the operating mode from timer mode to PWM mode or programmable output mode
- Changing the operating mode from event counter mode to PWM mode or programmable output mode

To use the timer Ai interrupt (IR bit), set the IR bit to 0 by a program after the changes listed above are made.

## 17.5.5.2 Stop While Counting

When setting the TAiS bit to 0 (count stopped) during PWM pulse output, the following occur: When the POFSi bit in the TAPOFS register is 0:

- Counting stops
- When the TAiOUT pin is high, the output level goes low and the IR bit becomes 1.
- When the TAiOUT pin is low, both the output level and the IR bit remain unchanged.

When the POFSi bit in the TAPOFS register is 1:

- Stop counting.
- If the TAiOUT pin output is low, the output level goes high and the IR bit is set to 1.
- If the TAiOUT pin output is high, both the output level and the IR bit remain unchanged.

## 17.5.6 Timer A (Programmable Output Mode)

## 17.5.6.1 Changing the Operating Mode

The IR bit becomes 1 when setting a timer operating mode with any of the following:

- Selecting PWM mode or programmable output mode after reset
- Changing the operating mode from timer mode to PWM mode or programmable output mode
- Changing the operating mode from event counter mode to PWM mode or programmable output mode

To use the timer Ai interrupt (IR bit), set the IR bit to 0 by a program after the changes listed above are made.

#### 17.5.6.2 Stop While Counting

When setting the TAiS bit to 0 (count stopped) during pulse output, the following occur: When the POFSi bit in the TAPOFS register is 0:

- Counting stops.
- When the TAiOUT pin is high, the output level goes low.
- When the TAiOUT pin is low, the output level remains unchanged.
- The IR bit remains unchanged.

When the POFSi bit in the TAPOFS register is 1:

- Counting stops
- When the TAiOUT pin output is low, the output level goes high.
- When the TAiOUT pin output is high, the output level remains unchanged.
- The IR bit remains unchanged.

## 18. Timer B

Note

The 80-pin package does not have the TB1IN pin. Do not use functions associated with this pin.

#### 18.1 Introduction

Timers B0 to B5 are provided for timer B. Each timer operates independently of the others. Table 18.1 lists Timer B Specifications, Figure 18.1 shows Timer A and B Count Sources, Figure 18.2 shows the Timer B Configuration, Figure 18.3 shows the Timer B Block Diagram, and Table 18.2 lists the I/O Ports.

Table 18.1	Timer B Specifications
------------	------------------------

Item	Specification
Configuration	16-bit timer × 6
Operating mode	<ul> <li>Timer mode The timer counts an internal count source.</li> <li>Event counter mode The timer counts pulses from an external device, or overflows and underflows of other timers.</li> <li>Pulse period/pulse width measurement modes The timer measures pulse period or pulse width of an external signal.</li> </ul>
Interrupt source	Overflow/underflow/active edge of measurement pulse × 6




Figure 18.1 Timer A and B Count Sources





Figure 18.2 Timer B Configuration



#### Figure 18.3 Timer B Block Diagram

#### Table 18.2 I/O Ports

Pin Name	I/O	Function
TBiIN	Input <sup>(1)</sup>	Count source input (event counter mode) Measurement pulse input (pulse period measurement mode, pulse width measurement mode)

i = 0 to 5

Note:

1. When using the TBiIN pin for input, set the port direction bit corresponding to the pin to 0 (input mode).

#### 18.2 Registers

Table 18.3 lists registers associated with timer B.

Set the TCDIV00 bit in the TCKDIVC0 register before setting other registers associated with timer B. After changing the TCDIV00 bit, set other registers associated with timer B again.

Refer to "registers and the setting" in each mode for registers and bit settings.

#### Table 18.3 Registers


Address	Register	Symbol	Reset Value
0012h	Peripheral Clock Select Register	PCLKR	0000 0011b
0015h	Clock Prescaler Reset Flag	CPSRF	0XXX XXXXb
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
01C0h			XXh
01C1h	Timer B0-1 Register	TB01	XXh
01C2h			XXh
01C3h	Timer B1-1 Register	TB11 -	XXh
01C4h			XXh
01C5h	- Timer B2-1 Register	TB21 -	XXh
	Pulse Period/Pulse Width Measurement		
01C6h	Mode Function Select Register 1	PPWFS1	XXXX X000b
01C8h	Timer B Count Source Select Register 0	TBCS0	00h
01C9h	Timer B Count Source Select Register 1	TBCS1	X0h
01CBh	Timer AB Division Control Register 0	TCKDIVC0	0000 X000b
01E0h			XXh
01E1h	Timer B3-1 Register	TB31	XXh
01E2h			XXh
01E3h	Timer B4-1 Register	TB41 -	XXh
01E4h	<b>T D i</b> i <b>i</b>		XXh
01E5h	Timer B5-1 Register	TB51 -	XXh
	Pulse Period/Pulse Width Measurement	5514/500	
01E6h	Mode Function Select Register 2	PPWFS2	XXXX X000b
01E8h	Timer B Count Source Select Register 2	TBCS2	00h
01E9h	Timer B Count Source Select Register 3	TBCS3	X0h
0300h	Timer B3/B4/B5 Count Start Flag	TBSR	000X XXXXb
0310h		TDO	XXh
0311h	Timer B3 Register	TB3	XXh
0312h	Timer D4 De sister	TD4	XXh
0313h	Timer B4 Register	TB4	XXh
0314h	The PEDecision	TDE	XXh
0315h	Timer B5 Register	TB5	XXh
031Bh	Timer B3 Mode Register	TB3MR	00XX 0000b
031Ch	Timer B4 Mode Register	TB4MR	00XX 0000b
031Dh	Timer B5 Mode Register	TB5MR	00XX 0000b
0320h	Count Start Flag	TABSR	00h
0330h	-	TDO	XXh
0331h	Timer B0 Register	TB0	XXh
0332h	Timer D4 Desister	TD4	XXh
0333h	Timer B1 Register	TB1 -	XXh
0334h	Tim on DO Do sister	TDO	XXh
0335h	Timer B2 Register	TB2	XXh
033Bh	Timer B0 Mode Register	TB0MR	00XX 0000b
033Ch	Timer B1 Mode Register	TB1MR	00XX 0000b
033Dh	Timer B2 Mode Register	TB2MR	00XX 0000b

## 18.2.1 Peripheral Clock Select Register (PCLKR)

b6 b5 b4 b3 b2 b1 b0	Symbol PCLKR	Addre 0012		After Reset 0000 0011b
	Bit Symbol	Bit Name	Function	RW
	PCLK0	Timers A and B clock select bit (clock source for timers A and B, the dead time timer, and multi-master I <sup>2</sup> C-bus interface)	0: f2TIMAB/f2IIC 1: f1TIMAB/f1IIC	RW
	PCLK1	SI/O clock select bit (clock source for UART0 to UART2, UART5 to UART7, SI/O3, and SI/O4)	0: f2SIO 1: f1SIO	RW
	 (b4-b2)	Reserved bits	Set to 0	RW
	PCLK5	Clock output function expansion bit (enabled in single-chip mode)	0: Selected by bits CM01 to CM00 in the CM0 register 1: Output f1	RW
<u> </u>	 (b7-b6)	Reserved bits	Set to 0	RW

Write to the PCLKR register after setting the PRC0 bit in the PRCR register to 1 (write enabled).

## 18.2.2 Clock Prescaler Reset Flag (CPSRF)



## 18.2.3 Peripheral Clock Stop Register (PCLKSTP1)


b6 b5 b4 b3 b2 b1 b0	Symbol	Addre	ss After Rese	t
╏╷╽╷╽╷╽╷╽╷╽	PCLKSTI	P1 0016h	X000 00	00b
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
	 (b7)	No register bit. If necessary, undefined	set to 0. When read, the read value is	_

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCLKSTP1 register is rewritten.

## PCKSTP11 (Timer peripheral clock stop bit) (b2)

Set the PCKSTP11 bit to 0 (f1 provide enabled) when using the f1 as the clock source.

## 18.2.4 Timer Bi Register (TBi) (i = 0 to 5)



Access this register in 16-bit units.

#### Event Counter Mode

The timer counts pulses from an external device or overflows or underflows of other timers.

#### Pulse Period Measurement Mode, Pulse Width Measurement Mode

Set these modes when the TBiS bit in the TABSR or TBSR register is set to 0 (count stopped).


Read only (RO) when the TBiS bit in the TABSR or TBSR register is set to 1 (count started).

The counter starts counting the count source at an active edge of the measurement pulse, transfers the count value to a register at the next active edge, and continues counting.

The measurement result can be read by reading the TBi register when bits PPWFS12 to PPWFS10 in the PPWFS1 register and bits PPWFS22 to PPWFS20 in the PPWFS2 register are 0.

While counting is in progress, the counter value can be read by reading the TBi register when bits PPWFS12 to PPWFS10 and bits PPWFS22 to PPWFS20 are 1.

## 18.2.5 Timer Bi-1 Register (TBi1) (i = 0 to 5)



Access this register in 16-bit units.

When bits PPWFS12 to PPWFS10 in the PPWFS1 register and bits PPWFS22 to PPWFS20 in the PPWFS2 register are 1, the measurement result can be read by reading the TBi-1 register. When these bits are 0, the value in this register is undefined.

# 18.2.6 Pulse Period/Pulse Width Measurement Mode Function Select Register i (PPWFSi) (i = 1, 2)

b6 b5 b4 b3 b2 b1 b0	Symbol PPWFS	Address 1 01C6h		After Reset XXXX X000b
	Bit Symbol	Bit Name	Function	RW
	PPWFS10	Timer B0 pulse period/pulse width measurement mode function select bit	<ul> <li>0 : Measurement result is stored in the TB0 register. The TB01 register is not used</li> <li>1 : The counter value is read in the TB0 register. Measurement result is stored in the TB01 register</li> </ul>	RW
	PPWFS11	Timer B1 pulse period/pulse width measurement mode function select bit	<ul> <li>0 : Measurement result is stored in the TB1 register. The TB11 register is not used</li> <li>1 : The counter value is read in the TB1 register. Measurement result is stored in the TB11 register</li> </ul>	RW
	PPWFS12	Timer B2 pulse period/pulse width measurement mode function select bit	0 : Measurement result is stored in the TB2 register. The TB21 register is not used 1 : The counter value is read in the TB2 register. Measurement result is stored in the TB21 register	RW
·	 (b7-b3)		set to 0. Read as undefined value	
	ulse Widt	h Measurement Mod	set to 0. Read as undefined value	
	. ,	h Measurement Moc		ster 2 After Reset XXXX X000b
LISE Period/Pu	ulse Widt	h Measurement Moc		After Reset
	JISE Widt Symbol PPWFS	h Measurement Moc Address 2 01E6h	le Function Select Regis	After Reset XXXX X000b
	JISE Widt Symbol PPWFS Bit Symbol	h Measurement Moc Address 2 01E6h Bit Name Timer B3 pulse period/pulse width measurement mode	Function Select Regis Function 0 : Measurement result is stored in the TB3 register. The TB31 register is not used 1 : The counter value is read in the TB3 register. Measurement result is stored	After Reset XXXX X000b
	JISE Widt Symbol PPWFS Bit Symbol PPWFS20	h Measurement Moc Address 2 01E6h Bit Name Timer B3 pulse period/pulse width measurement mode function select bit Timer B4 pulse period/pulse width measurement mode	Function Select Regis Function 0 : Measurement result is stored in the TB3 register. The TB31 register is not used 1 : The counter value is read in the TB31 register. Measurement result is stored in the TB41 register 0 : Measurement result is stored in the TB4 register. The TB41 register is not used 1 : The counter value is read in the TB4 register. Measurement result is stored in the TB4 register.	After Reset XXXX X000b RW


Enabled in pulse period measurement mode or pulse width measurement mode.

## 18.2.7 Timer B Count Source Select Register i (TBCSi) (i = 0 to 3)

	Symbo TBCS0 TBCS2	010		After Reset 00h 00h
	Bit Symbol	Bit Name	Function	RW
	TCS0		b2 b1 b0 0 0 0:f1TIMAB or f2TIMAB 0 0 1:f8TIMAB	RW
	TCS1	TBi count source select bit	0 1 0 : f32TIMAB 0 1 1 : f64TIMAB 1 0 0 : fOCO-F	RW
	TCS2		1 0 1 : fOCO-S 1 1 0 : fC32 1 1 1 : Do not set	RW
	TCS3	TBi count source option specified bit	0 : TCK0 to TCK1 enabled, TCS0 to TCS2 disabled 1 : TCK0 to TCK1 disabled, TCS0 to TCS2 enabled	RW
	TCS4	TBj count source select bit	b6         b5         b4           0         0         0: f1TIMAB or f2TIMAB           0         0         1: f8TIMAB           0         1         0: f32TIMAB           0         1         1: f64TIMAB           1         0         0: fOCO-F           1         0         0: fOCO-C	RW
	TCS5			RW
	TCS6		1 0 1 : fOCO-S 1 1 0 : fC32 1 1 1 : Do not set	RW
	TCS7	TBj count source option specified bit	0 : TCK0 to TCK1 enabled, TCS4 to TCS6 disabled 1 : TCK0 to TCK1 disabled, TCS4 to TCS6 enabled	RW
	Source Se	ol Add	er B Count Source Select	Register 3 After Reset X0h
	TBCS TBCS		E9h	X0h
b6 b5 b4 b3 b2 b1 b0				
b6 b5 b4 b3 b2 b1 b0	TBCS	3 01 	E9h Function b2 b1 b0 0 0 0: f1TIMAB or f2TIMAB 0 0 1: f8TIMAB	X0h RW
	TBCS3 Bit Symbol	3 01 	E9h Function b2 b1 b0 0 0 0: f1TIMAB or f2TIMAB 0 0 1: f8TIMAB 0 1 0: f32TIMAB 0 1 1: f64TIMAB 1 0 0: fOCO-F	X0h RW RW
	TBCS: Bit Symbol TCS0	3 01 Bit Name	E9h Function b2 b1 b0 0 0 0: f1TIMAB or f2TIMAB 0 1 0: f32TIMAB 0 1 0: f32TIMAB 0 1 1: f64TIMAB 1 0 0: fOCO-F 1 0 1: fOCO-S 1 1 0: fC32 1 1 1: Do not set	X0h
	TBCS: Bit Symbol TCS0 TCS1	3 01 Bit Name	E9h Function b2 b1 b0 0 0 0: f1TIMAB or f2TIMAB 0 1 0: f32TIMAB 0 1 0: f32TIMAB 0 1 1: f64TIMAB 1 0 0: fOCO-F 1 0 1: fOCO-S 1 1 0: fC32	X0h RW RW RW

TCS2-TCS0 (TBi count source select bit) (b2-b0) TCS6-TCS4 (TBj count source select bit) (b6-b4) Select f1TIMAB or f2TIMAB by the PCLK0 bit in the PCLKR register.

## **18.2.8** Timer AB Division Control Register 0 (TCKDIVC0)



TCDIV00 (Clock select prior to timer AB division bit) (b0)

Set the TCDIV00 bit while timers A and B are stopped.


Set the TCDIV00 bit before setting other registers associated with timer B.

After changing the TCDIV00 bit, set other registers associated with timer B again.

## 18.2.9 Count Start Flag (TABSR) Timer B3/B4/B5 Count Start Flag (TBSR)

b6 b5 b4 b3 b2 b1 b0	Symbol TABSR	Address 0320h		After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TA0S	Timer A0 count start flag	0 : Count stopped 1 : Count started	RW
	TA1S	Timer A1 count start flag		RW
	TA2S	Timer A2 count start flag		RW
	TA3S	Timer A3 count start flag		RW
	TA4S	Timer A4 count start flag		RW
	TB0S	Timer B0 count start flag		RW
ïmer B3/B4/B5	TB1S	Timer B1 count start flag		RW
	TB2S	Timer B2 count start flag		RW
	Count S Symbol TBSR	Start Flag Addres 03001		After Reset 000X XXXXb
	Bit Symbol	Bit Name	Function	RW
	 (b4-b0)	No register bits. If necessary, set to 0. Read as undefined value		
	TB3S	Timer B3 count start flag	0 : Stop counting 1 : Start counting	RW
	TB4S	Timer B4 count start flag		RW
l	1010			

# 18.2.10 Timer Bi Mode Register (TBiMR) (i = 0 to 5)



# 18.3 Operations

## 18.3.1 Common Operations

## 18.3.1.1 Operating Clock

The count source for each timer acts as a clock, controlling such timer operations as counting and reloading.

# 18.3.1.2 Counter Reload Timing

Timer Bi starts counting from the value (n) set in the TBi register. The TBi register consists of a counter and a reload register. The counter starts decrementing the count source from n, reloads a value in the reload register at the next count source after the value becomes 0000h, and continues decrementing. The value written in the TBi register takes effect in the counter and the reload register at the timings below.

- When the count is stopped
- Between the count starts and the first count source is input A value written to the TBi register is immediately written to the counter and the reload register.

• After the count starts and the first count source is input

A value written to the TBi register is immediately written to the reload register.

The counter continues counting and reloads the value in the reload register at the next count source after the value becomes 0000h.

# 18.3.1.3 Count Source

Internal clocks are counted in timer mode, pulse period measurement mode, and pulse width measurement mode. (See Figure 18.1 "Timer A and B Count Sources".) Table 18.4 lists Timer B Count Source.

f1 is any of the clocks listed below. (Refer to 8. "Clock Generator".) Set the PCKSTP11 bit in the PCLKSTP1 register to 0 (f1 provide enabled) when using the f1.

- Main clock divided by 1 (no division)
- fOCO-S divided by 1 (no division)
- fOCO-F divided by 1 (no division)

		Bi	t Set Value		Remarks
Count Source	PCLK0	TCS3	TCS2 to TCS0	TCK1 to TCK0	
		TCS7	TCS4 to TCS6		
f1TIMAB	1	0	-	00b	f1 or fOCO-F <sup>(1)</sup>
	I	1	000b	-	
f2TIMAB	0	0	-	00b	f1 divided by 2 or fOCO-F divided by 2 $^{(1)}$
	0	1	000b	-	That all and a by 2 of 1000-F divided by 2 (*)
f8TIMAB	-	0	-	01b	f1 divided by 8 or fOCO-F divided by 8 $^{(1)}$
		1	001b	-	Thankided by 8 of 1000-P divided by 8 (*)
f32TIMAB -		0	-	10b	f1 divided by 32 or fOCO-F divided by 32 $^{(1)}$
132 TIMAD	-	1	010b	-	The divided by 32 of 1000-F divided by 32 (*)
f64TIMAB	-	1	011b	-	f1 divided by 64 or fOCO-F divided by 64 <sup>(1)</sup>
fOCO-F	-	1	100b	-	fOCO-F
fOCO-S	-	1	101b	-	fOCO-S
fC32	-	0	-	11b	fC32
1032		-	1 Directoriate	110b	-

Table 18.4 Timer B Count Source

PCLK0: Bit in the PCLKR register

TCS7 to TCS0: Bits in registers TBCS0 to TBCS3

TCK1 to TCK0: Bits in the TBiMR register (i = 0 to 5)

Note:

1. Select f1 or fOCO-F by the TCDIV00 bit in the TCKDIVC0 register.

### 18.3.2 Timer Mode

In timer mode, the timer counts a count source generated internally. Table 18.5 lists Timer Mode Specifications, Table 18.6 lists Registers and the Setting in Timer Mode, and Figure 18.4 shows Operation Example in Timer Mode.

Item	Specification		
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32		
	• Decrement		
Count operations	• When the timer underflows, it reloads the reload register contents and continues		
	counting.		
Counter cycles			
	n: set value of the TBi register 0000h to FFFFh		
Count start condition	Set the TBiS bit to 1 (start counting).		
Count stop condition	Set the TBiS bit to 0 (stop counting).		
Interrupt request	Timer underflow		
generation timing			
TBiIN pin function	I/O port		
Read from timer	Count value can be read by reading the TBi register.		
	When not counting		
	The value written to the TBi register is written to both the reload register and the		
Mrite to timer	counter.		
Write to timer	When counting		
	The value written to the TBi register is only written to the reload register		
	(transferred to the counter when reloaded next).		

Table 18.5 Timer Mode Specifications

i = 0 to 5

TBiS: Bit in the TABSR or TBSR register

#### Table 18.6 Registers and Settings in Timer Mode <sup>(1)</sup>

Register	Bit	Setting
PCLKR	PCLK0	Select the count source.
CPSRF	CPSR	Write a 1 to reset the clock prescaler.
PCLKSTP1	PCKSTP11	Set to 0 when using f1.
TBi1	15 to 0	- (setting unnecessary)
	PPWFS12 to	
PPWFS1 to	PPWFS10	Set to 0.
PPWFS2	PPWFS22 to	Set to 0.
	PPWFS20	
TCKDIVC0	TCDIV00	Select a clock used prior to timer AB frequency dividing.
TBCS0 to TBCS3	7 to 0	Select the count source.
TABSR	TAiS	Set to 1 when starting counting.
TBSR	TAIS	Set to 0 when stopping counting.
TBi	15 to 0	Set the count value.
TBiMR	7 to 0	Refer to the TBiMR register below.

i = 0 to 5 Note:

1. This table does not describe a procedure.

Timer Bi Mode I	Register	(i = 0 to 5)		
b7 b6 b5 b4 b3 b2 b1 b0	TB0MR t		Address 033Bh to 033Dh 031Bh to 031Dh	After Reset 00XX 0000b 00XX 0000b
	Bit Symbol	Bit Name	Function	RW
	TMOD0		b1 b0 0 0:Timer mode	RW
	TMOD1	<ul> <li>Operation mode select bit</li> </ul>		RW
	MR0	-Set to 0 in timer mode		RW
	MR1			RW
	(b4)	No register bit. If necessar	y, set to 0. Read as undefined value	_
	MR3	Write 0 in timer mode. Read as undefined value i	n timer mode	RO
	тско	Count source select bit	b7 b6 0 0 : f1TIMAB or f2TIMAB 0 1 : f8TIMAB	RW
	TCK1		1 0 : f32TIMAB 1 1 : fC32	RW

# TCK1-TCK0 (Count source select bit) (b7-b6)

These bits are enabled when the TCS3 or TCS7 bit in registers TBCS0 to TBCS3 is set to 0 (TCK0 to TCK1 enabled).

Select f1TIMAB or f2TIMAB by the PCLK0 bit in the PCLKR register.




Figure 18.4 Operation Example in Timer Mode

### 18.3.3 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Table 18.7 lists Event Counter Mode Specifications, Table 18.8 lists Registers and the Setting in Event Counter Mode, and Figure 18.5 shows Operation Example in Event Counter Mode.

Table 18.7	<b>Event Counter Mode Specifications</b>

Item	Specification
Count source	<ul> <li>External signals input to TBiIN pin (active edge can be selected by a program: rising edge, falling edge, or both rising and falling edges)</li> <li>Timer Bj overflow or underflow</li> </ul>
Count operations	<ul> <li>Decrement</li> <li>When the timer underflows, it reloads the reload register contents and continues counting.</li> </ul>
Number of counts	$\frac{1}{(n+1)}$ n: set value of the TBi register 0000h to FFFFh
Count start condition	Set the TBiS bit to 1 (start counting).
Count stop condition	Set the TBiS bit to 0 (stop counting).
Interrupt request generation timing	Timer underflow
TBiIN pin function	Count source input
Read from timer	Count value can be read by reading the TBi register.
Write to timer	<ul> <li>When not counting Value written to the TBi register is written to both reload register and counter.</li> <li>When counting Value written to the TBi register is written to only reload register (transferred to counter when reloaded next).</li> </ul>

i = 0 to 5 j = i - 1, except j = 2 if i = 0, j = 5 if i = 3

TBiS: Bit in the TABSR or TBSR register

Table 18.8	Registers and Settings in Event Counter Mode <sup>(1)</sup>
------------	---

Register	Bit	Setting
PCLKR	PCLK0	Set to 1.
CPSRF	CPSR	Write a 1 to reset the clock prescaler.
PCLKSTP1	PCKSTP11	- (setting unnecessary)
TBi1	15 to 0	- (setting unnecessary)
	PPWFS12 to	
PPWFS1 to	PPWFS10	Set to 0.
PPWFS2	PPWFS22 to	Set 10 0.
	PPWFS20	
TCKDIVC0	TCDIV00	Set to 0.
TBCS0 to TBCS3	7 to 0	Set to 00b.
TABSR	TBiS	Set to 1 when starting counting.
TBSR	I DIO	Set to 0 when stopping counting.
ТВі	15 to 0	Set the count value.
TBiMR	7 to 0	Refer to the TBiMR register below.

i = 0 to 5

Note:

1. This table does not describe a procedure.

7 b6 b5 b4 b3 b2 b1 b0			033Bh to 033Dh 002	er Reset KX 0000b KX 0000b
	Bit Symbol	Bit Name	Function	RW
	TMOD0	On anotice, made a cleat bit	b1 b0	RW
	TMOD1	Operation mode select bit	0 1 : Event counter mode	RW
	MR0		<ul> <li>b3 b2</li> <li>0 0 : Counts falling edges of external signal</li> </ul>	RW
	MR1	Count polarity select bit	<ol> <li>1 : Counts rising edges of external sign</li> <li>0 : Counts falling and rising edges of a external signal</li> <li>1 : Do not set</li> </ol>	
	 (b4)	No register bit. If necessar	y, set to 0. Read as undefined value	-
	MR3	Write 0 in event counter me Read as undefined value in		RO
тско		Invalid in event counter mode. Set 0 or 1		RW
	TCK1	Event clock select bit	0 : Input from TBiIN pin 1 : TBj overflow or underflow (j = i – 1; however, j = 2 if i = 0, j = 5 if i =	3) RW

# MR1-MR0 (Count polarity select bit) (b3-b2)

These bits are enabled when the TCK1 bit is 0 (input from TBiIN pin). If the TCK1 bit is 1 (TBj overflow or underflow), these bits can be set to 0 or 1.




Figure 18.5 Operation Example in Event Counter Mode

### 18.3.4 Pulse Period/Pulse Width Measurement Modes

In pulse period and pulse width measurement modes, the timer measures pulse period or pulse width of an external signal. Table 18.9 lists Specifications of Pulse Period/Pulse Width Measurement Modes, Table 18.10 lists Registers and the Setting in Pulse Period/Pulse Width Measurement Modes, Figure 18.6 shows Operation Example in Pulse Period Measurement Mode, and Figure 18.7 shows Operation Example in Pulse Width Measurement Mode.

Item	Specification			
Count source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-F, fOCO-S, fC32			
	• Increment			
Count operations	• Counter value is transferred to reload register at an active edge of the			
	measurement pulse. The counter value is set to 0000h to continue counting.			
Count start condition	Set the TBiS bit to 1 (start counting).			
Count stop condition	Set the TBiS bit to 0 (stop counting).			
Interrupt request	• When an active edge of measurement pulse is input <sup>(1)</sup>			
generation timing	• Timer overflow. When an overflow occurs, the MR3 bit in the TBiMR register is			
	set to 1 (overflowed) simultaneously.			
TBiIN pin function	Measurement pulse input			
	When bits PPWFS12 to PPWFS10 and PPWFS22 to PPWFS20 in registers			
	PPWFS1 and PPWFS2 are 0			
	• Contents of the reload register (measurement result) can be read by reading			
	the TBi register <sup>(2)</sup>			
Read from timer	When bits PPWFS12 to PPWFS10 and PPWFS22 to PPWFS20 in registers PPWFS1 and PPWFS2 are 1			
	• Contents of the counter (counter value) can be read by reading the TBi register			
	• Contents of the reload register (measurement result) can be read by reading			
	the TBi1 register			
	When not counting			
	Value written to the TBi register is written to both reload register and counter.			
Write to timer	When counting			
	Value written to the TBi register is written to only reload register			
	(transferred to counter when reloaded next).			

Table 18.9	Specifications of Pulse Period/Pulse Width Measurement Modes
------------	--

i = 0 to 5

TBiS: Bit in the TABSR or TBSR register

Notes:

- 1. No Interrupt request is generated when the first active edge is input after the timer starts counting.
- 2. Value read from the TBi register is undefined until the second active edge is input after the timer starts counting.

Register	Bit	Setting
PCLKR	PCLK0	Select the count source.
CPSRF	CPSR	Set this bit to reset the clock prescaler.
PCLKSTP1	PCKSTP11	Set to 0 when using f1.
TBi1	15 to 0	Measurement result can be read when the bits in the PPWFS1 or PPWFS2 register corresponding to timer Bi are 1.
	PPWFS12 to	
PPWFS1 to	PPWFS10	
PPWFS2	PPWFS22 to	Set to 1 to read the counter value while counting.
	PPWFS20	
TCKDIVC0	TCDIV00	Select a clock used prior to timer AB frequency dividing.
TBCS0 to TBCS3	7 to 0	Select the count source.
TABSR	TBiS	Set to 1 when starting counting.
TBSR	1013	Set to 0 when stopping counting.
		Set the initial value.
	15 to 0	The measurement result can be read when the bits in the
ТВі		PPWFS1 or PPWFS register corresponding to timer Bi are 0.
		The counter value can be read when the bits in the PPWFS1 or
		PPWFS2 register corresponding to timer Bi are 1.
TBiMR	7 to 0	Refer to the TBiMR register below.

# Table 18.10 Registers and Settings in Pulse Period/Pulse Width Measurement Modes <sup>(1)</sup>

i = 0 to 5

Note:

1. This table does not describe a procedure.

b5 b4 b3 b2 b1 b0	TB0MR t	nbol o TB2MR o TB5MR	Address         After Re           033Bh to 033Dh         00XX 00           031Bh to 031Dh         00XX 00	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation mode select	b1 b0 1 0 : Pulse period/pulse width	RW
	TMOD1	bit	1 0 : Pulse period/pulse width measurement modes	RW
MRO	Measurement mode	<ul> <li>b3 b2</li> <li>0 0: Pulse period measurement (measurement between a falling edge and the next falling edge of measured pulse)</li> <li>0 1: Pulse period measurement (measurement between a rising edge and the next rising edge and</li> </ul>		
	MR1	select bit	<ul> <li>the next rising edge of measured pulse)</li> <li>1 0 : Pulse width measurement (measurement between a falling edge and the next rising edge of measured pulse and between a rising edge and the next falling edge)</li> <li>1 1 : Do not set</li> </ul>	RW
	(b4)	No register bit. If necess	ary, set to 0. Read as undefined value	_
	MR3	Timer Bi overflow flag	0 : No overflow 1 : Overflow	RO
	TCK0		b7 b6 0 0 : f1TIMAB or f2TIMAB	RW
	TCK1	Count source select bit	0 1 : f8TIMAB 1 0 : f32TIMAB 1 1 : fC32	RW

#### MR3 (Timer Bi overflow flag) (b5)

This flag is undefined after reset. The MR3 bit is cleared to 0 (no overflow) by writing to the TBiMR register. The MR3 bit cannot be set to 1 by a program.

### TCK1-TCK0 (Count source select bit) (b7-b6)

These bits are enabled when the TCS3 bit or TCS7 bit in registers TBCS0 to TBCS3 is set to 0 (TCK0, TCK1 enabled).

Select f1TIMAB or f2TIMAB by the PCLK0 bit in the PCLKR register.




Figure 18.6 Operation Example in Pulse Period Measurement Mode




Figure 18.7 Operation Example in Pulse Width Measurement Mode

### 18.4 Interrupts

Refer to individual operation examples for interrupt request generating timing.

Refer to 14.7 "Interrupt Control" for details of interrupt control. Table 18.11 lists Timer B Interrupt Related Registers.

Table 18.11	Timer B Interrupt Related Register	S
-------------	------------------------------------	---

Address	Register	Symbol	Reset Value
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
0046h	Timer B4 Interrupt Control Register	TB4IC	XXXX X000b
0047h	Timer B3 Interrupt Control Register	TB3IC	XXXX X000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
0206h	Interrupt Source Select Register 2	IFSR2A	00h

Timers B3 and B4 share interrupt vectors and interrupt control registers with other peripheral functions. When using the timer B3 interrupt, set the IFSR26 bit in the IFSR2A register to 0 (timer B3). When using the timer B4 interrupt, set the IFSR27 bit in the IFSR2A register to 0 (timer B4).

# 18.5 Notes on Timer B

### 18.5.1 Common Notes on Multiple Modes

### 18.5.1.1 Register Setting

The timer is stopped after reset. Set the mode, count source, etc., using registers TBiMR, TBCS0 to TBCS3, TBi, TCKDIVC0, PCLKR, PPWFS1, and PPWFS2 before setting the TBiS bit in the TABSR or TBSR register to 1 (count started) (i = 0 to 5).

Always make sure registers TBiMR, TBCS0 to TBCS3, TCKDIVC0, PCLKR, PPWFS1, and PPWFS2 are modified while the TBiS bit is 0 (count stopped), regardless of whether after reset or not.

# 18.5.2 Timer B (Timer Mode)

### 18.5.2.1 Read from Timer

While counting, the counter value can be read at any time by reading the TBi register. However, FFFFh is read while reloading. When the counter is read before it starts counting and after a value is set in the TBi register while not counting, the set value is read.

### 18.5.3 Timer B (Event Counter Mode)

### 18.5.3.1 Read from Timer

While counting, the counter value can be read at any time by reading the TBi register. However, FFFFh is read while reloading. When the counter is read before it starts counting and after a value is set in the TBi register while not counting, the set value is read.

### 18.5.4 Timer B (Pulse Period/Pulse Width Measurement Modes)

#### 18.5.4.1 The MR3 Bit in the TBiMR Register

To clear the MR3 bit to 0 by writing to the TBiMR register while the TBiS bit is 1 (count started), be sure to set the same value as previously set to bits TMOD0, TMOD1, MR0, MR1, TCK0, and TCK1, and set bit 4 to 0.

### 18.5.4.2 Interrupts

The IR bit in the TBiIC register becomes 1 (interrupt requested) when an active edge of a measurement pulse is input or timer Bi overflows (i = 0 to 5). The source of an interrupt request can be determined using the MR3 bit in the TBiMR register within the interrupt routine.

Use the IR bit in the TBiIC register to detect overflows only. Use the MR3 bit only to determine the interrupt source.

#### 18.5.4.3 Operations between Count Start and the First Measurement

When a count is started and the first active edge is input, an undefined value is transferred to the reload register. At this time, a timer Bi interrupt request is not generated.

The value of the counter is undefined after reset. If a count is started in this state, the MR3 bit may become 1 and a timer Bi interrupt request may be generated after the count starts before an active edge is input. When a value is set in the TBi register while the TBiS bit is 0 (count stopped), the same value is written to the counter.

#### 18.5.4.4 Pulse Period Measurement Mode

When active edge and overflow are generated simultaneously, input is not recognized at the active edge because an interrupt request is generated only once. Use this mode so an overflow is not generated, or use pulse width measurement.

#### 18.5.4.5 Pulse Width Measurement Mode

In pulse width measurement, pulse widths are measured successively. Check whether the measurement result is a high-level width or a low-level width in the user program.

When an interrupt request is generated, read the TBiIN pin level inside the interrupt routine, and check whether it is the edge of an input pulse or overflow. The TBiIN pin level can be read from bits in the register of ports sharing a pin.

# **19. Three-Phase Motor Control Timer Function**

Note


Do not use this function for the 80-pin package.


#### 19.1 Introduction

Timers A1, A2, A4, and B2 can be used to output three-phase motor drive waveforms. Table 19.1 lists Three-Phase Motor Control Timer Functions Specifications. Three-Phase Motor Control Timer Function Block Diagrams are shown in Figure 19.1 and Figure 19.2. Table 19.2 lists I/O Ports.

Item	Specification
Operation modes	<ul> <li>Triangular wave modulation three-phase mode 0 Three-phase PWM waveform of triangular wave modulation is output. Output data is updated every half cycle of the carrier wave, and output waveform is generated.</li> <li>Triangular wave modulation three-phase mode 1 Three-phase PWM waveform of triangular wave modulation is output. Output data is updated every cycle of the carrier wave, and output waveform is generated.</li> <li>Sawtooth wave modulation mode Three-phase PWM waveform of sawtooth wave modulation is output.</li> </ul>
Three-phase waveform output pins	Six (U, $\overline{U}$ , V, $\overline{V}$ , W, $\overline{W}$ )
Forced cutoff input	Input a low-level signal to the SD pin
Used timers	Timers A4, A1, A2 (used in one-shot timer mode) Timer A4: U-/Ū-phase waveform control Timer A1: V-/V-phase waveform control Timer A2: W-/W-phase waveform control Timer B2 (used in timer mode) Carrier wave cycle control Dead time timer (three 8-bit timers and shared reload register) Dead time control
Output waveform	<ul> <li>Triangular wave modulation, sawtooth wave modulation</li> <li>All high or low outputs for one cycle supported</li> <li>Output logic of high- and low-side turn-on signals can be set separately.</li> </ul>
Carrier wave cycle	Triangular wave modulation : $\frac{(m + 1) \times 2}{fi}$ Sawtooth wave modulation : $\frac{m + 1}{fi}$ m: Setting value of the TB2 register, 0000h to FFFFh fi: Count source frequency (f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32)
Three-phase PWM output width	Triangular wave modulation : $\frac{n \times 2}{fi}$ Sawtooth wave modulation : $\frac{n}{fi}$ n: Setting value of registers TA4, TA1, and TA2 (of registers TA4, TA41, TA1, TA11, TA2, and TA21 when setting the INV11 bit to 1), 0001h to FFFFh fi: Count source frequency (f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32)
Dead time (width)	<ul> <li>P/fi</li> <li>or no dead time</li> <li>p: Setting value of the DTT register, 01h to FFh</li> <li>fi: Count source frequency (f1TIMAB, f2TIMAB, f1TIMAB divided by 2, f2TIMAB divided by 2)</li> </ul>
Active level	Selectable either active high or active low
Simultaneous conduction prevention function	Simultaneous conduction prevention Simultaneous conduction detection
Interrupt frequency	A timer B2 interrupt is generated every carrier wave cycle to every 15 carrier wave cycles.

 Table 19.1
 Three-Phase Motor Control Timer Functions Specifications








Figure 19.2 Three-Phase Motor Control Timer Function Block Diagram 2

#### Table 19.2 I/O Ports

Pin Name	I/O	Function
$U, \overline{U}, V, \overline{V}, W, \overline{W}$	Output	Three-phase PWM waveform output
SD	Input <sup>(1)</sup>	Forced cutoff input
IDU, IDV, IDW	Input <sup>(2)</sup>	Position-data-retain function input

Notes:

1. Set the port direction bits which share pins to 0 (input mode). When not using the three-phase output forced cutoff function, input a high-level signal to the SD pin.

2. Set the port direction bits which share pins to 0 (input mode).

#### 19.2 Registers


Refer to "registers used and settings" in each mode for register and bit settings.

Three-phase motor control timer function uses timers A1, A2, A4, and B2. For other registers related to A1, A2, A4, and B2, refer to 17. "Timer A" and 18. "Timer B".

Table 19.3	Registers
------------	-----------

Address	Register	Symbol	Reset Value
01DAh	Three-Phase Protect Control Register	TPRC	00h
0302h	Timer A1-1 Register	TA11	XXh
0303h			XXh
0304h	Timer A2-1 Register	TA21	XXh
0305h			XXh
0306h	Timer A4-1 Register	TA41	XXh
0307h			XXh
0308h	Three-Phase PWM Control Register 0	INVC0	00h
0309h	Three-Phase PWM Control Register 1	INVC1	00h
030Ah	Three-Phase Output Buffer Register 0	IDB0	XX11 1111b
030Bh	Three-Phase Output Buffer Register 1	IDB1	XX11 1111b
030Ch	Dead Time Timer	DTT	XXh
030Dh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
030Eh	Position-Data-Retain Function Control Register	PDRF	XXXX 0000b
0318h	Port Function Control Register	PFCR	0011 1111b
0328h	Timer A1 Register	TA1	XXh
0329h			XXh
032Ah	Timer A2 Register	TA2	XXh
032Bh			XXh
032Eh	Timer A4 Register	TA4	XXh
032Fh			XXh
0334h	Timer B2 Register	TB2	XXh
0335h			XXh
033Eh	Timer B2 Special Mode Register	TB2SC	X000 0000b

# 19.2.1 Timer B2 Register (TB2)




#### Read and write in 16-bit units.

The carrier wave cycle is determined by this counter. Timer B2 underflow is a one-shot trigger of timers A1, A2, and A4.

In three-phase mode 1, the reload timing of the TB2 register can be selected by the PWCON bit in the TB2SC register.

# 19.2.2 Timer Ai, Ai-1 Register (TAi, TAi1) (i = 1, 2, 4)



Write to this register in 16-bit units. Use the MOV instruction to set registers TAi and TAi1. If the TAi or TAi1 register is set to 0000h, no counters start and a timer Ai interrupt is not generated.

The TAi or TAi1 register is used to determine waveforms of U-, V-, and W-phases. It is triggered by timer B2 underflow, and operates in one-shot timer mode.

Registers TA1, TA2, and TA4 are used in sawtooth wave modulation mode and three-phase mode 0 of triangular wave modulation mode.

Registers TA1, TA2, TA4, TA11, TA21, and TA41 are used in three-phase mode 1 of triangular wave modulation mode.

When the INV15 bit in the INVC1 register is set to 0 (dead time enabled), some high- and low-side turnon signals, whose output level changes from inactive to active, switch the output level when the dead time timer stops.

In three-phase mode 1, the value of the TAi1 register is first counted. Then the values of registers TAi and TAi1 are counted alternately.

b6 b5 b4 b3 b2 b1 b0	Symbol INVC0	Addre: 0308h		et
	Bit Symbol	Bit Name	Function	RW
	INV00	ICTB2 count condition select	b1 b0 0 0 0 1 : Timer B2 underflow 1 0 : Timer B2 underflow when timer	RW
	INV01	bit	A1 reload control signal is 0 1 1 : Timer B2 underflow when timer A1 reload control signal is 1	RW
	INV02	Three-phase motor control timer function enable bit	0 : Three-phase motor control timer function not used 1 : Three-phase motor control timer function used	RW
	INV03	Three-phase motor control timer output control bit	0 : Three-phase motor control timer output disabled 1 : Three-phase motor control timer output enabled	RW
· · · · · · · · · · · · · · · · · · ·	INV04	High- and low-side simultaneous turn-on disable bit	0 : Simultaneous turn-on enabled 1 : Simultaneous turn-on disabled	RW
     	INV05	High- and low-side simultaneous turn-on detect flag	0 : Not detected 1 : Detected	RW
	INV06	Modulation mode select bit	0 : Triangular wave modulation mode 1 : Sawtooth wave modulation mode	RW
	INV07	Software trigger select bit	Transfer trigger is generated when the INV07 bit is set to 1. Trigger to the dead time timer is also generated when setting the INV06 bit to 1. Read as 0.	RW

# 19.2.3 Three-Phase PWM Control Register 0 (INVC0)

Set the INVC0 register after the PRC1 bit in the PRCR register is set to 1 (write enabled). Rewrite bits INV00 to INV02, INV04, and INV06 when timers A1, A2, A4, and B2 are stopped.

# INV01-INV00 (ICTB count condition select bit) (b1-b0)

Bits INV00 and INV01 are enabled only when the INV11 bit is set to 1 (three-phase mode 1). To set the INV01 bit to 1, set the value of the ICTB2 register first, and then set the INV01 bit to 1. Set the TA1S bit in the TABSR register (timer A1 count start flag) to 1 prior to the first timer B2 underflow. When the INV11 bit is 0 (three-phase mode 0), the timer B2 underflow is counted regardless of the values of bits INV01 to INV00.

### INV02 (Three-phase motor control timer function enable bit) (b2)

Set the INV02 bit to 1 to operate the dead time timer, U-, V- and, W-phase output control circuits, and the ICTB2 counter.

#### INV03 (Three-phase motor control timer output control bit) (b3)

Conditions to become 0:

- The INV04 bit is 1 (simultaneous turn-on disabled) and the INV05 bit is 1 (simultaneous turn-on detected).
- The INV03 bit is set to 0 by a program.
- A signal applied to the  $\overline{SD}$  pin is low.

#### INV05 (High- and low-side simultaneous turn-on detect flag) (b5)

The INV05 bit cannot be set to 1 by a program. Set the INV04 bit to 0 when setting the INV05 bit to 0.

INV06 (Modulation mode select bit) (b6)

The following table describes the influence the INV06 bit.

#### Table 19.4 INV06 Bit

Item	INV06 is 0	INV06 is 1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
Transfer timing from registers IDB0 and IDB1 to three-phase output shift register	Transferred once by generating a transfer trigger after setting registers IDB0 and IDB1	Transferred every time a transfer trigger is generated
Trigger timing of the dead time timer when the INV16 bit is 0	Falling edge of a one-shot pulse of the timers A1, A2, or A4	<ul> <li>Falling edge of a one-shot pulse of the timer A1, A2, or A4</li> <li>Transfer trigger</li> </ul>
INV13 bit	Enabled when the INV11 bit is 1 and the INV06 bit is 0	Disabled

One of the following conditions must be met to trigger a transfer:

Timer B2 underflows

• A value is written to the INV07 bit

• A value is written to the TB2 register during timer B2 stop when the INV10 bit is 1.

INV16, INV13, INV11: Bits in the INVC1 register

# 19.2.4 Three-Phase PWM Control Register 1 (INVC1)

6 b5 b4 b3 b2 b1 b0	Symbol	Addre	ss After Re	eset
┸┯┸┯┹┯┸┯┚	INVC1	0309	h 00ł	ı
	Bit Symbol	Bit Name	Function	RW
	INV10	Timer A1, A2 and A4 start trigger select bit	0 : Timer B2 underflow 1 : Timer B2 underflow and write to the TB2 register when timer B2 stops	RW
	INV11	Timer A1-1, A2-1 and A4-1 control bit	0 : Three-phase mode 0 1 : Three-phase mode 1	RW
	INV12	Dead time timer count source select bit	0 : f1TIMAB or f2TIMAB 1 : f1TIMAB divided by 2 or f2TIMAB divided by 2	RW
	INV13	Carrier wave rise/fall detect flag	0 : Timer A1 reload control signal is 0. 1 : Timer A1 reload control signal is 1.	RO
	INV14	Active level control bit	0 : Active low 1 : Active high	RW
 	INV15	Dead time disable bit	0 : Dead time enabled 1 : Dead time disabled	RW
	INV16	Dead time timer trigger select bit	<ol> <li>Falling edge of one-shot pulse of timer (A4, A1 and A2)</li> <li>Rising edge of the three-phase output shift register (U-, V-, W-phase) output</li> </ol>	RW
	 (b7)	Reserved bit	Set to 0	RW

Rewrite the INVC1 register after the PRC1 bit in the PRCR register is set to 1 (write enabled). Rewrite the INVC1 register while timers A1, A2, A4, and B2 are stopped.

INV11 (Timer A1, A2, and A4 start trigger select bit) (b1)

The following table lists items influenced by the INV11 bit.

### Table 19.5 INV11 Bit

Item	INV11 = 0	INV11 = 1
Mode	Three-phase mode 0	Three-phase mode 1
Registers TA11, TA21 and TA41	Not used	Used
Bits INV00 to INV01 in the INVC0 register	Disabled The ICTB2 counter is decrements whenever timer B2 underflows	Enabled
INV13 bit	Disabled	Enabled when INV11 is 1 and INV06 is 0

When the INV06 bit is set to 1 (sawtooth wave modulation mode), set the INV11 bit to 0 (three-phase mode 0). Also, when the INV11 bit is set to 0, set the PWCON bit in the TB2SC register to 0 (timer B2 is reloaded when timer B2 underflows).

### INV13 (Carrier wave rise/fall detect flag) (b3)

The INV13 bit is enabled only when the INV06 bit is set to 0 (triangular wave modulation mode) and the INV11 bit to 1 (three-phase mode 1).

### INV16 (Dead time timer trigger select bit) (b6)

If both of the following conditions are met, set the INV16 bit to 1 (rising edge of the three-phase output shift register output).

- The INV15 bit is set to 0 (dead time timer enabled)
- The Dij bit and DiBj bit always have different values when the INV03 bit is set to 1 (three-phase control timer output enabled). (The high- and low-side signals always output opposite level signals at any time except dead time.) (i = U, V or W; j = 0, 1).


If either of the above conditions is not met, set the INV16 bit to 0 (dead time timer is triggered on the falling edge of a one-shot pulse of timers).

# **19.2.5** Three-Phase Output Buffer Register i (IDBi) (i = 0, 1)

7 b6 b5 b4 b3 b2 b1 b0	Symbol IDB0 IDB1	Addre 030/ 030E	Nh XX11 111	1b
	Bit Symbol	Bit Name	Function	RW
	DUi	U-phase output buffer i		RW
	DUBi	$\overline{U}$ -phase output buffer i	Set the output logical value of the three- phase output shift registers. The set value is reflected in each turn-on signal as follows:	RW
	DVi	V-phase output buffer i		RW
	DVBi	$\overline{V}$ -phase output buffer i	0 : Active (on) 1 : Inactive (off)	RW
	DWi	W-phase output buffer i	When read, the values of the three-phase output shift registers are read.	RW
	DWBi	$\overline{\mathrm{W}}$ -phase output buffer i		RW
	 (b7-b6)	No register bits. If necessary,	set to 0. Read as undefined value	_

Values of registers IDB0 and IDB1 are transferred to the three-phase output shift registers in response to a transfer trigger. After the transfer trigger occurs, the values written in the IDB0 register determine each phase output signal (internal signal) first. Then, the value written in the IDB1 register on the falling edge of timers A1, A2, and A4 one-shot pulse determines each phase output signal (internal signal).

# 19.2.6 Dead Time Timer (DTT)




Use the MOV instruction to set the DTT register.

The DTT register acts as a one-shot timer which delays the timing for a turn-on signal to be switched to its active level in order to prevent the upper and lower transistors from being turned on simultaneously. The DTT register is enabled when the INV15 bit in the INVC1 register is set to 0 (dead time enabled). No dead time can be set when the INV15 bit is set to 1 (dead time disabled).

Select a trigger by the INV16 bit in the INVC1 register, and a count source by the INV12 bit in the INVC1 register.

# **19.2.7** Timer B2 Interrupt Generation Frequency Set Counter (ICTB2)




Use the MOV instruction to set the ICTB2 register.

If the INV01 bit in the INVC0 register is set to 1, set the ICTB2 register when the TB2S bit in the TABSR register is set to 0 (timer B2 counter stopped). If the INV01 bit is set to 0 and the TB2S bit to 1 (timer B2 counter start), do not set the ICTB2 register when timer B2 underflows.

When bits INV01 to INV00 are 11b, the first interrupt is generated when timer B2 underflows n-1 times if a setting value in the ICTB2 counter is n. Subsequent interrupts are generated every n times timer B2 underflows.

# **19.2.8 Timer B2 Special Mode Register (TB2SC)**



Write to this register after the PRC1 bit in the PRCR register is set to 1 (write enabled).

# PWCON (Timer B2 reload timing switch bit) (b0)

If the INV11 bit in the INVC1 register is 0 (three-phase mode 0) or the INV06 bit in the INVC0 register is 1 (sawtooth wave modulation mode), set the PWCON bit to 0 (timer B2 underflow).

# IVPCR1 (Three-phase output port SD control bit 1) (b1)

Related pins are U,  $\overline{U}$ , V,  $\overline{V}$ , W, and  $\overline{W}$ .

If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit is 1, three-phase motor control timer output is disabled (INV03 bit in the INVC0 register becomes 0). Then, the target pins become high-impedance regardless of the functions those pins are using.

After a forced cutoff, input a high-level signal to the  $\overline{SD}$  pin and set the IVPCR1 bit to 0 to cancel the forced cutoff.

# **19.2.9** Position-Data-Retain Function Control Register (PDRF)

b5 b4 b3 b2 b1 b0	Symbol PDRF	Addre 030Eł		
	Bit Symbol	Bit Name	Function	RW
	PDRW	W-phase position data retain bit	Input level at IDW pin is retained. 0: Low level 1: High level	RO
	PDRV	V-phase position data retain bit	Input level at IDV pin is retained. 0: Low level 1: High level	RO
	PDRU	U-phase position data retain bit	Input level at IDU pin is retained. 0: Low level 1: High level	RO
	PDRT	Retain-trigger polarity select bit	Select polarity of a retain-trigger When the INV14 bit is 0 (active low): 0: Falling edge of high-side output signal 1: Rising edge of high-side output signal When the INV14 bit is 1 (active high): 0: Rising edge of high-side output signal 1. Falling edge of high-side output signal	RW


This register is enabled in three-phase mode only.

# **19.2.10** Port Function Control Register (PFCR)

b6 b5 b4 b3 b2 b1 b0 Symbo		Add 0318		After Reset 0011 1111b	
	Bit Symbol	Bit Name	Function	RW	
	PFC0	Port P8_0 output function select bit	0: Input/output port P8_0 1: Three-phase PWM output (U-phase output)	RW	
	PFC1	Port P8_1 output function select bit	0: Input/output port P8_1 1: Three-phase PWM output (U-phase output)	RW	
	PFC2	Port P7_2 output function select bit	0: Input/output port P7_2 1: Three-phase PWM output (V-phase output)	RW	
	PFC3	Port P7_3 output function select bit	0: Input/output port P7_3 1: Three-phase PWM output (⊽-phase output)	RW	
	PFC4	Port P7_4 output function select bit	0: Input/output port P7_4 1: Three-phase PWM output (W-phase output)	RW	
	PFC5	Port P7_5 output function select bit	0: Input/output port P7_5 1: Three-phase PWM output (W-phase output)	RW	
	 (b7-b6)	No register bits. If necessary	ν, set to 0. Read as 0	_	

This register is enabled only when the INV03 bit in the INVC0 register is set to 1 (three-phase motor control timer output enabled). Write to this register after the TPRC0 bit in the TPRC register is set to 1 (write enabled).

# 19.2.11 Three-Phase Protect Control Register (TPRC)



Once the TPRC0 bit is set to 1 (write enabled) by a program, the set value 1 is retained. To change the registers protected by this bit, follow these steps below:

- (1) Set the TPRC0 bit to 1.
- (2) Set a value to the PFCR register.
- (3) Set the TPRC0 bit to 0 (write disabled).

# 19.3 Operations

## 19.3.1 Common Operations in Multiple Modes

# 19.3.1.1 Carrier Wave Cycle Control

Timer B2 controls the cycle of the carrier wave. In triangular wave modulation mode, the cycle of the carrier wave is double the cycle of timer B2 underflow. In sawtooth wave modulation mode, the cycle of carrier wave is equal to the cycle of timer B2 underflow. Figure 19.3 shows the Relationship between Carrier Wave Cycle and Timer B2.

Timer B2 underflow is a start trigger for timers A1, A2, and A4, which control the three-phase PWM waveform. However, when the INV10 bit in the INVC1 register is 1, writing to the TB2 register while timer B2 stops also generates a trigger for timers A1, A2, and A4.

The frequency of timer B2 interrupt requests can be selected for three-phase motor control timers.

In triangular wave modulation three-phase mode 0 and sawtooth wave modulation mode, when a setting value in the ICTB2 register is n, the timer B2 interrupt request is generated every nth count of timer B2 underflow.

In triangular wave modulation three-phase mode 1, when a setting value in the ICTB2 register is n, a timer B2 interrupt request is generated every nth time of the timing selected by bits INV01 to INV00 in the INVC0 register. However, when bits INV01 to INV00 are 11b, the first interrupt is generated at the n-1th time of timer B2 underflow.




Figure 19.3 Relationship between Carrier Wave Cycle and Timer B2

### **19.3.1.2 Three-Phase PWM Wave Control**

Timer A4 controls U- and  $\overline{U}$ -phase waveforms, timer A1 controls V- and  $\overline{V}$ -phase waveforms, and timer A2 controls W- and  $\overline{W}$ -phase waveforms. Timer Ai (i = 1, 2, 4) starts counting by a trigger selected by the INV10 bit in the INVC1 register, and generates a one-shot pulse (internal signal). The output signal of each phase changes at the falling edge of the one-shot pulse.

Triangular wave modulation three-phase mode 1 counts values in the TAi1 register and TAi register alternately, and generates a one-shot pulse.

## 19.3.1.3 Dead Time Control

Due to delays in the transistors turning off, the upper and lower transistors are turned on simultaneously. To prevent this, there are three 8-bit dead time timers, one in each phase. The reload resistor is shared. When the INV15 bit in the INVC1 register is 0 (dead time enabled), the dead time set in the DTT register is enabled. When the INV15 bit is 1 (dead time disabled), no dead time is set. Select a count source for the dead time timer by the INV12 bit in the INVC1 register.

A trigger for the dead time timer can be selected by the INV16 bit in the INVC1 register.

When both conditions below are met, set the INV16 bit to 1 (the rising edge of the three-phase output shift register is a trigger for the dead time timer).

- The INV15 bit is 0 (dead time enabled).
- The Dij bit in the IDBj register and DiBj bit have different values whenever the INV03 bit in the INVC0 register is 1 (three-phase motor control timer output enabled) (i = U, V or W; j = 0, 1). (During the period except dead time, the high- and low-side output signals always output opposite level signals.)

If either of the conditions above is not met, set the INV16 bit to 0 (a trigger for the dead time timer is the falling edge of one-shot pulse of the timer).

In sawtooth wave modulation mode, the generation of a transfer trigger causes a trigger for the dead time timer.

### 19.3.1.4 Output Level of Three-Phase PWM Output Pins

Set values to registers IDB0 and IDB1 to select the state of each high- or low-side output signal (either active (on) or not active (off)). The values of registers IDB0 and IDB1 are transferred to the three-phase output shift registers by a transfer trigger. After a transfer trigger is generated, the value set in the IDB0 register becomes the first output signal of each phase (internal signal), and then at the falling edge of one-shot pulse of timer A1, A2, or A4 (internal signal), the value set in the IDB1 register becomes the output signal of each phase.

A transfer trigger is generated under any of the following conditions:

- At the first timer B2 underflow after registers IDB0 and IDB1 are written (in triangular wave modulation mode)
- Each time timer B2 underflows (in sawtooth wave modulation mode)
- Writing to the TB2 register during timer B2 stop (when the INV10 bit in the INVC1 register is 1)
- Setting the INV07 bit in the INVC0 register to 1 (software trigger)

The active level can be selected by the INV14 bit in the INVC1 register.

Value Set in Registers	Output Signal of Each	Value Set to the INV14 Bit in the INVC1 Register		
IDB0 and IDB1	Phase (Internal Signal)	0 (active, low level)	1 (active, high level)	
0 (active (on))	0	Low	High	
1 (not active (off))	1	High	Low	

 Table 19.6
 Output Level of Three-Phase PWM Output Pins

### 19.3.1.5 Simultaneous Conduction Prevention

This function prevents the upper and lower output signals from being active simultaneously due to program errors or an unexpected program operation. When the high- and low-side output signals become active at the same time while the simultaneous conduction is disabled by the INV04 bit in the INVC0 register, the following occur:

- The INV03 bit in the INVC0 register becomes 0 (three-phase motor control timer output disabled).
- The INV05 bit in the INVC0 register becomes 1 (simultaneous conduction detected).
- Pins U,  $\overline{U}$ , V,  $\overline{V}$ , W, and  $\overline{W}$  become high-impedance.

### 19.3.1.6 Three-Phase PWM Waveform Output Pins

Pins U,  $\overline{U}$ , V,  $\overline{V}$ , W, and  $\overline{W}$  output a PWM waveform under the following conditions:

- The INVC02 bit in the INVC0 register is 1 (three-phase motor control timer function).
- The INVC03 bit is 1 (three-phase motor control timer output enabled).
- Bits PFC5 to PFC0 in the PFCR register is 1 (three-phase PWM output (selected independently for each pin)).


The three-phase output forced cutoff by the  $\overline{SD}$  pin is available.

# 19.3.1.7 Three-Phase PWM Output Pin Select

Pins U,  $\overline{U}$ , V,  $\overline{V}$ , W, and  $\overline{W}$  output a three-phase PWM waveform when the PFCi bit (i = 0 to 5) in the PFCR register is 1 (three-phase PWM output). When the PFCi bit is 0 (I/O port), these pins are used as I/O ports (or other peripheral function I/O ports). Therefore, while some of the six pins output a three-phase PWM waveform, the other pins can be used as I/O ports (or other peripheral function I/O ports).

The PFCR register can be rewritten when the TPRC0 bit in the TPRC register is 1 (write to the PFCR register enabled). The functions of the three-phase PWM waveform output pins are protected from being rewritten due to an unexpected program operation. To prevent rewrite, follow these steps: (1) Set the TPRC0 bit to 1.

- (2) Rewrite the PFCR register.
- (3) Set the TPRC0 bit to 0 (write to the PFCR register disabled).






Figure 19.4 Three-Phase Output and I/O Port Switch Function Operation

## **19.3.1.8 Three-Phase Output Forced Cutoff Function**

While the INV02 bit in the INVC0 register is 1 (three-phase motor control timer function) and the INV03 bit is 1 (three-phase motor control timer output enabled), when a low-level signal is applied to the  $\overline{SD}$  pin, the INV03 bit in the INVC0 register becomes 0 (three-phase motor control timer output disabled), and pins corresponding to U,  $\overline{U}$ , V,  $\overline{V}$ , W and  $\overline{W}$  outputs change all together as follows:

- When the IVPCR1 bit in the TB2SC register is 1 (three-phase output forced cutoff enabled) High-impedance
- When the IVPCR1 bit in the TB2SC register is 0 (three-phase output forced cutoff disabled) I/O ports or other peripheral function I/O ports

However, applying a low-level signal to the  $\overline{SD}$  pin while the IVPCR1 bit is 1 places the pins in a highimpedance state even when the pins are used as functions other than U,  $\overline{U}$ , V,  $\overline{V}$ , W and  $\overline{W}$  outputs. Table 19.7 lists State of Pins U,  $\overline{U}$ , V,  $\overline{V}$ , W, and  $\overline{W}$ .

Table 19.7 State of Pins U,  $\overline{U}$ , V,  $\overline{V}$ , W, and  $\overline{W}$ 

State of B	it and Pin	
IVPCR1 bit in the TB2SC register	$\overline{SD}$ pin input	Function or State of Pins U, $\overline{U}$ , V, $\overline{V}$ , W and $\overline{W}$
1	High	Three-phase PWM output
I	Low	High-impedance
0	High	Three-phase PWM output
	Low	I/O port or other peripheral functions

Note:

1. In the above case, bits INVC02, INVC03, and PFCi are all 1.

The digital filter is available for the  $\overline{SD}$  pin. When the value of bits NMIDF2 to NMIDF0 in the NMIDF register is not 000b (digital filter enabled), the  $\overline{SD}$  pin input is sampled for every sampling clock. When the same sampled level is detected three times in a row, the level is transferred to the internal circuit. Refer to 13.4.3 "NMI/SD Digital Filter".

To return the pin function to the three-phase PWM output after a forced cutoff, follow these steps:

- (1) Apply a high-level signal to the  $\overline{SD}$  pin.
- (2) Wait for more than three cycles of the digital filter sampling clock.
- (3) Set the INV03 bit in the INVC0 register to 1 (three-phase motor control timer output enabled).
- (4) Confirm that the INV03 bit is 1. If the bit is 0, return to step (3).
- (5) Set the IVPCR1 bit to 0 (three-phase output forced cutoff disabled).
- (6) Set the IVPCR1 bit to 1 (when enabling three-phase output forced cutoff again).

When not using the three-phase output forced cutoff function, set a port direction bit which shares the pin with  $\overline{SD}$  input to 0 (input port), and apply a high-level signal to the  $\overline{SD}$  pin.


The same pin is used for both  $\overline{SD}$  input and  $\overline{NMI}$  input. To disable the  $\overline{NMI}$  interrupt, set the PM24 bit in the PM2 register to 0 ( $\overline{NMI}$  interrupt disabled).

### 19.3.1.9 Position-Data-Retain Function

Three position-data input pins for U-, V-, and W-phases are available. Input levels of IDU, IDV, and IDW inputs are retained. The falling edge or rising edge of the high-side output signal of each phase can be selected by the PDRT bit in the PDRF register as a position-data-retain trigger.

For example, in the case of U-phase, when the U-phase trigger is generated, the state of the IDU pin is transferred to the PDRU bit in the PDRF register. Until the next trigger of the U-phase waveform output, the value is retained.

Figure 19.5 shows Position-Data-Retain Function (U-Phase) Operation.



REJ09B0510-0100 Rev.1.00 Sep 15, 2009 **RENESAS** Page 359 of 836

## 19.3.2 Triangular Wave Modulation Three-Phase Mode 0

Triangular wave modulation uses the timer B2 cycle as a reference cycle. Table 19.8 lists Three-Phase Mode 0 Specifications, and Figure 19.6 shows Usage Example of Three-Phase Mode 0 Operation.

	ltem	Specification
Carrier wave cycle		$\frac{(m+1)\times 2}{fi}$ m: Setting value of the TB2 register, 0 to FFFFh fi: Count source frequency (f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32)
Three-p	phase PWM output width	$\frac{n \times 2}{fi}$ n: Setting value of the TAi register, 1 to FFFFh fi: Count source frequency (f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32)
	Reference cycle	Timer B2 cycle (one-half cycle of the carrier wave)
<del></del>	Timer B2 reload timing	Timer B2 underflow
s from mode	Three-phase PWM waveform control	Counts the value of the TAi register every time a timer Ai start trigger is generated (the TAi1 register is not used).
Differences from three-phase mode	Timer B2 interrupt	When the setting value in the ICTB2 register is n, a timer B2 interrupt request is generated every nth time of timer B2 underflow (no bits INV00 and INV01 in the INVC0 register).
	Detection of a carrier wave cycle (first half or last half)	Not detected (the INV13 bit in the INVC1 register is disabled).
i = 1, 2	, 4	

 Table 19.8
 Three-Phase Mode 0 Specifications

Register	Bit	Functions, Setting Value
Register	-	
	INV00 INV01	Disabled (Despite the settings, the ICTB2 register counts timer B2 underflow.)
	INV02	Set to 1 (three-phase motor control timer function used).
	INV03	Set to 1 (three-phase motor control timer output enabled).
INVC0	INV04	Select simultaneous conduction enabled or disabled.
	INV05	Simultaneous conduction detect flag
	INV06	Set to 0 (triangular wave modulation mode).
	INV07	Software trigger bit
	INV10	Select a start trigger for timers A1, A2, and A4.
	INV11	Set to 0 (three-phase mode 0).
	INV12	Select a count source for the dead time timer.
	INV13	Disabled
INVC1	INV14	Select the active level (either active high or active high).
	INV15	Select dead time enabled or disabled.
	INV16	Select a trigger for the dead time timer.
	7	Set to 0.
IDB0, IDB1	5 to 0	Set the output logic of the three-phase output shift registers.
DTT	7 to 0	Set the dead time.
ICTB2	3 to 0	Set the frequency of timer B2 interrupt request.
	PWCON	Set to 0 (timer B2 underflow).
TB2SC	IVPCR1	Select three-phase output forced cutoff enabled or disabled.
	b7 to b2	Set to 0.
PDRF	PDRU, PDRV, PDRW	Position-data-retain bit
	PDRT	Select a position-data-retain trigger.
PFCR	PFC5 to PFC0	Select I/O port or three-phase PWM output.
TPRC	TPRC0	Set to 1 when writing to the PFCR register, or to 0 when not writing to it.
TA1, TA2, TA4	15 to 0	Set the one-shot pulse width.
TA11, TA21, TA41	15 to 0	Not used.
TB2	15 to 0	Set one-half cycle of the carrier wave.
TRGSR	TA1TGH to TA1TGL	Set to 01b (when using V-phase output control circuit).
	TA2TGH to TA2TGL	Set to 01b (when using W-phase output control circuit).
	TA3TGH to TA3TGL	Not used for three-phase motor control timer.
	TA4TGH to TA4TGL	Set to 01b (when using U-phase output control circuit).
i = 1, 2, 4		•

Table 19.9	Registers Used and Settings in Three-Phase Mode 0 (1/2)	

i = 1, 2, 4 Note:

1. This table does not show the procedures.

TAOS         Not used for three-phase motor control timer.           TAS         Set to 1 when starting counting, and to 0 when stopping counting.           TAS         Set to 1 when starting counting, and to 0 when stopping counting.           TAS         Not used for three-phase motor control timer.           TAS         Not used for three-phase motor control timer.           TAS         Not used for three-phase motor control timer.           TBS         Not used for three-phase motor control timer.           TMODI         Set to 1 when starting counting, and to 0 when stopping counting.           TMODID         Set to 1 0b (one-shot timer mode).           MR0         Set to 0.           TATAMR,         MR1           TAMMR         MR1           TCK1 to TCK0         Select a count source.           TMOD1 to         TMOD1 to </th <th>Register</th> <th>Bit</th> <th>Functions, Setting Value</th>	Register	Bit	Functions, Setting Value
TABSRTA2SSet to 1 when starting counting, and to 0 when stopping counting.TABSRTA3SNot used for three-phase motor control timer.TA4SSet to 1 when starting counting, and to 0 when stopping counting.TB0SNot used for three-phase motor control timer.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (Select a trigger by bits TAITGH and TAITGL.).MR3Set to 0.TCK1 to TCK0Select a count source.TM0D0MR1 to MR0MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a count source.TACS0 to TACS2TACS0 to TACS2 </td <td></td> <td>TA0S</td> <td>Not used for three-phase motor control timer.</td>		TA0S	Not used for three-phase motor control timer.
TABSR       TA3S       Not used for three-phase motor control timer.         TA4S       Set to 1 when starting counting, and to 0 when stopping counting.         TB0S       Not used for three-phase motor control timer.         TB1S       Not used for three-phase motor control timer.         TB2S       Set to 1 when starting counting, and to 0 when stopping counting.         TA1MR,       TMOD1 to TMOD0         Set to 10b (one-shot timer mode).         MR0       Set to 0.         MR1       Set to 0.         MR2       Set to 1 (Select a trigger by bits TAITGH and TAITGL.).         MR3       Set to 0.         TCK1 to TCK0       Select a count source.         TMOD1 to TMOD0       Set to 00b.         TCK1 to TCK0       Select a count source.         MR3       Set to 0.         MR3       Set to 0.         TCK1 to TCK0       Select a count source.         TCK1 to TCK0       Select a count source.         PCLKR       PCLK0       Select a count source.         PCLKR       PCLK0       Select a count source.         TCKDIVC0       TCDIV00       Select a count source.         TCKDIVC0       TOUV00       Select a count source.         TACS0 to TACS2       7 to 0       Select a count sou		TA1S	Set to 1 when starting counting, and to 0 when stopping counting.
TABSRTA4SSet to 1 when starting counting, and to 0 when stopping counting.TB0SNot used for three-phase motor control timer.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TA1MR, TA2MR, TA4MRTMOD1 to TMOD0MR0Set to 10b (one-shot timer mode).MR1Set to 0.MR2Set to 1 (Select a trigger by bits TAITGH and TAITGL.).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1Set to 0.TCK1 to TCK0Select a count source.MR3Set to 0.TCK1 to TCK0Select a count source.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a count source.TACS0 to TACS27 to 0Select a count source.		TA2S	Set to 1 when starting counting, and to 0 when stopping counting.
TA4SSet to 1 when starting counting, and to 0 when stopping counting.TB0SNot used for three-phase motor control timer.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (Select a trigger by bits TAiTGH and TAiTGL.).MR3Set to 0.TCK1 to TCK0Set to 00b (timer mode).TB2MRTMOD1 to TMOD0TB2MRSet to 0.TCK1 to TCK0Set to 00b.MR3Set to 0.TCK1 to TCK0Set to 00b.MR3Set to 0.TCK1 to TCK0Set to 0.MR3Set to 0.TCK1 to TCK0Set to 0.MR3Set to 0.TCK1 to TCK0Set to 00b.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLKRPCLKRPCLK0Select a count source.TACS0 to TACS27 to 0Select a count source.	TARCD	TA3S	Not used for three-phase motor control timer.
TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (Select a trigger by bits TAiTGH and TAiTGL.).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b.TB2MRMR1 to MR0Set to 0.Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.MR3Set to 0.MR4Set to 0.MR5Set to 0.MR6Set to 0.MR1 to MR0Set to 0.0b.MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRSelect a count source.TCKDIVC0TCDIV00Select a count source.TACS0 to TACS27 to 0Select a count source.	TABSK	TA4S	Set to 1 when starting counting, and to 0 when stopping counting.
TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (Select a trigger by bits TAiTGH and TAiTGL.).MR3Set to 0.TCK1 to TCK0Select a count source.TB2MRTMOD1 to TMOD0MR1Set to 00b (timer mode).MR3Set to 0.0b.TB2MRSet to 0.0b.MR3Set to 0.0b.MR3Set to 0.0b.YEND00Set to 0.0b.MR3Set to 0.0b.TCK1 to TCK0Select a count source.PCLKRPCLKOPCLKRPCLKOSelect a count source.TCKDIVC0TCDIV00Select a count source.TACS0 to TACS27 to 0Select a count source.		TB0S	Not used for three-phase motor control timer.
TA1MR, TA2MR, TA4MR       TMOD1 to TMOD0       Set to 10b (one-shot timer mode).         MR0       Set to 0.         MR1       Set to 0.         MR2       Set to 1 (Select a trigger by bits TAiTGH and TAiTGL.).         MR3       Set to 0.         TCK1 to TCK0       Select a count source.         TMOD0       Set to 00b (timer mode).         MR1       Set to 00b.         MR3       Set to 0.         TCK1 to TCK0       Set to 00b.         MR3       Set to 00b.         MR3       Set to 0.         MR1       Set to 0.         TKDD0       Set to 00b.         MR3       Set to 0.         MR3       Set to 0.         MR3       Set to 0.         TCK1 to TCK0       Select a count source.         PCLKR       PCLKO       Select a count source.         PCLKR       PCLKO       Select a count source.         TCKDIVC0       TCDIV00       Select a count source.         TACS0 to TACS2       7 to 0       Select a count source.		TB1S	Not used for three-phase motor control timer.
TA1MR, TA2MR, TA4MRTMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (Select a trigger by bits TAITGH and TAITGL.).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b.MR1 to MR0Set to 0.0b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.MR3Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a count source.TACS27 to 0Select a count source.		TB2S	Set to 1 when starting counting, and to 0 when stopping counting.
IATMR, TA2MR, TA4MRMR1Set to 0.M2Set to 1 (Select a trigger by bits TAiTGH and TAiTGL.).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.MR1 to MR0Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.			Set to 10b (one-shot timer mode).
TA2MR, TA4MRMR1Set to 0.MR2Set to 1 (Select a trigger by bits TAiTGH and TAiTGL.).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.MR3Set to 0.MR3Set to 0.MR1 to TCK0Select a count source.MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.	TA1MR	MR0	Set to 0.
Imit2       Denter (Generic unggen by bits in the Frank in the Public).         MR3       Set to 0.         TCK1 to TCK0       Select a count source.         Imit2       TMOD1 to TMOD0         Set to 00b (timer mode).         MR1 to MR0       Set to 00b.         MR3       Set to 00b.         MR3       Set to 0.         TCK1 to TCK0       Select a count source.         PCLKR       PCLK0       Select a count source.         TCKDIVC0       TCDIV00       Select a clock prior to timer AB division.         TACS0 to TACS2       7 to 0       Select a count source.		MR1	Set to 0.
TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.	TA4MR	MR2	Set to 1 (Select a trigger by bits TAiTGH and TAiTGL.).
TMOD1 to TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.		MR3	Set to 0.
TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.		TCK1 to TCK0	Select a count source.
TB2MR4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.			Set to 00b (timer mode).
4     Set to 0.       MR3     Set to 0.       TCK1 to TCK0     Select a count source.       PCLKR     PCLK0     Select a count source.       TCKDIVC0     TCDIV00     Select a clock prior to timer AB division.       TACS0 to TACS2     7 to 0     Select a count source.	TROMP	MR1 to MR0	Set to 00b.
TCK1 to TCK0       Select a count source.         PCLKR       PCLK0       Select a count source.         TCKDIVC0       TCDIV00       Select a clock prior to timer AB division.         TACS0 to TACS2       7 to 0       Select a count source.	I B2MR	4	Set to 0.
PCLKR       PCLK0       Select a count source.         TCKDIVC0       TCDIV00       Select a clock prior to timer AB division.         TACS0 to TACS2       7 to 0       Select a count source.		MR3	Set to 0.
TCKDIVC0     TCDIV00     Select a clock prior to timer AB division.       TACS0 to TACS2     7 to 0     Select a count source.		TCK1 to TCK0	Select a count source.
TACS0 to TACS2     7 to 0     Select a count source.	PCLKR	PCLK0	Select a count source.
TACS2 7 to 0 Select a count source.	TCKDIVC0	TCDIV00	Select a clock prior to timer AB division.
		7 to 0	Select a count source.
TBCS1 TCS3 to TCS0 Select a count source.	TBCS1	TCS3 to TCS0	Select a count source.
TAPOFS POFSi Set to 0.	TAPOFS	POFSi	Set to 0.
UDF TAIP Set to 0.	UDF	TAiP	Set to 0.

Table 19.10 Registers Used and Settings in Three-Phase Mode 0 (2/2)

i = 1, 2, 4 Note:

1. This table does not show the procedures.




Figure 19.6 Usage Example of Three-Phase Mode 0 Operation

### 19.3.2.1 Three-Phase PWM Wave Output Timing Control

In three-phase mode 0, when a start trigger for timers A1, A2, and A4 is generated, the counter starts counting the value of the TAi register (i = 1, 2, 4).

### 19.3.2.2 Three-Phase PWM Waveform Output Level Control

In triangular wave modulation mode, the output levels set in registers IDB0 and IDB1 are transferred to the three-phase output shift registers by a transfer trigger. After a transfer trigger is generated, first the value set in the IDB0 register becomes the output signal for each phase (internal signal), then at the falling edge of one-shot pulse for timers A1, A2, and A4, followed by the values set in the IDB1 register. Consequently, the three-phase PWM output changes. Afterward, the values in registers IDB0 and IDB1 alternately become output signals for each phase at every falling edge of the one-shot pulse for timers A1, A2, and A4.

When the INV15 bit in the INVC1 register is 0 (dead time enabled), a phase changing from active to nonactive changes simultaneously with output signals for each phase (internal signal), while a phase changing from nonactive to active changes when the dead time timer stops.

A transfer trigger is generated under the following conditions:

- The first timer B2 underflow after registers IDB0 and IDB1 are written
- Writing to the TB2 register during timer B2 stop (when the INV10 bit in the INVC1 register is 1)
- Setting the INV07 bit in the INVC0 register to 1 (software trigger)

## 19.3.3 Triangular Wave Modulation Three-Phase Mode 1

Triangular wave modulation uses twice the cycles of timer B2 as a reference cycle. Table 19.11 lists Three-Phase Mode 1 Specifications, and Figure 19.7 shows Usage Example of Three-Phase Mode 1.

	Item	Specification
Carrier wave cycle		(m + 1) × 2 fi m: Setting value of the TB2 register, 0 to FFFh fi: Count source frequency (f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32)
Three-phase PWM output width		n: Setting value of the TAi register, 1 to FFFFh fi: Count source frequency (f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32)
	Reference cycle	Twice the cycle of timer B2 (cycle of the carrier wave)
	Timer B2 reload timing	Select either of the following: • Timer B2 underflow • Timer A output at an odd number of times
	Three-phase PWM	Counts the values of registers TAi and TAi1 alternately every time a
e O	waveform control	timer Ai start trigger is generated
Differences from three-phase mode	Timer B2 interrupt	<ul> <li>Select a count timing for the ICTB2 register by bits INV01 to INV00 in the INVC0 register:</li> <li>Timer B2 underflow (each time)</li> <li>Timer B2 underflow when the INV13 bit in the INVC1 register is 0</li> <li>Timer B2 underflow when the INV13 bit is 1</li> <li>When the setting value in the ICTB2 register is n, a timer B2 interrupt request is generated every nth time of the timing selected by bits INV01 to INV00.</li> </ul>
	Detection of a carrier wave cycle (first half or last half)	Detected (The INV13 bit in the INVC1 register is enabled.)

 Table 19.11
 Three-Phase Mode 1 Specifications

i = 1, 2, 4

Dealister	D:4	
Register	Bit	Functions, Setting Value
	INV00	Select the timing that the ICTB2 register starts counting.
	INV01	
	INV02	Set to 1 (three-phase motor control timer function used).
INVC0	INV03	Set to 1 (three-phase motor control timer output enabled).
	INV04	Select simultaneous conduction enabled or disabled.
	INV05	Simultaneous conduction detect flag
	INV06	Set to 0 (triangular wave modulation mode).
	INV07	Software trigger bit
	INV10	Select a start trigger for timers A1, A2, and A4.
	INV11	Set to 1 (three-phase mode 1).
	INV12	Select a count source for the dead time timer.
INVC1	INV13	Carrier wave state detect flag
INVCT	INV14	Select the active level (either active high or active high).
	INV15	Select dead time enabled or disabled.
	INV16	Select a trigger for the dead time timer.
	7	Set to 0.
IDB0, IDB1	5 to 0	Set an output logic of the three-phase output shift registers.
DTT	7 to 0	Set the dead time.
ICTB2	3 to 0	Set the frequency of timer B2 interrupt request.
	PWCON	Select timer B2 reload timing.
TB2SC	IVPCR1	Select three-phase output forced cutoff enabled or disabled.
	b7 to b2	Set to 0.
PDRF	PDRU, PDRV, PDRW	Position-data-retain bit
	PDRT	Select a position-data-retain trigger.
PFCR	PFC5 to PFC0	Select I/O port or three-phase PWM output.
TPRC	TPRC0	Set to 1 when writing to the PFCR register, or to 0 when not writing to it.
TA1, TA2, TA4	15 to 0	Set the one-shot pulse width.
TA11, TA21, TA41	15 to 0	Set the one-shot pulse width.
TB2	15 to 0	Set one-half cycle of the carrier wave.
i _ 1 2 1		

Table 19.12 Registers Used and Settings in Three-Phase Mode 1 (1/2)

i = 1, 2, 4

Note:

1. This table does not show the procedures.

Register	Bit	Functions, Setting Value
Register	-	Functions, Setting value
	TA1TGH to TA1TGL	Se to 01b (when using V-phase output control circuit).
TRGSR	TA2TGH to TA2TGL	Set to 01b (when using W-phase output control circuit).
	TA3TGH to TA3TGL	(Not used for three-phase motor control timer.)
	TA4TGH to TA4TGL	Set to 01b (when using U-phase output control circuit).
	TAOS	Not used for three-phase motor control timer.
	TA1S	Set to 1 when starting counting, and to 0 when stopping counting.
	TA2S	Set to 1 when starting counting, and to 0 when stopping counting.
TABSR	TA3S	Not used for three-phase motor control timer.
IADSK	TA4S	Set to 1 when starting counting, and to 0 when stopping counting.
	TB0S	Not used for three-phase motor control timer.
	TB1S	Not used for three-phase motor control timer.
	TB2S	Set to 1 when starting counting, and to 0 when stopping counting.
	TMOD1 to TMOD0	Set to 10b (one-shot timer mode).
TA1MR,	MR0	Set to 0.
TA2MR,	MR1	Set to 0.
TA4MR	MR2	Set to 1 (Select a trigger by bits TAiTGH and TAiTGL.).
	MR3	Set to 0.
	TCK1 to TCK0	Select a count source.
	TMOD1 to TMOD0	Set to 00b (timer mode).
	MR1 to MR0	Set to 00b.
TB2MR	4	Set to 0.
	MR3	Set to 0.
	TCK1 to TCK0	Select a count source.
PCLKR	PCLK0	Select a count source.
TCKDIVC0	TCDIV00	Select a clock prior to timer AB division.
TACS0 to TACS2	7 to 0	Select a count source.
TBCS1	TCS3 to TCS0	Select a count source.
TAPOFS	POFSi	Set to 0.
UDF	TAiP	Set to 0.
i _ 1 _ 2 _ 4		

Table 19.13	Registers Used and S	Settings in Three-Phase Mode 1	(2/2)
-------------	----------------------	--------------------------------	-------

i = 1, 2, 4 Note:

1. This table does not show the procedures.




Figure 19.7 Usage Example of Three-Phase Mode 1

## 19.3.3.1 The INV13 Bit in the INVC1 Register

In three-phase mode 1, the INV13 bit can be used to detect whether the cycle of the carrier wave is the first half or the last half. The INV13 bit is a flag which checks the state of timer A1 reload control signals. The timer A1 reload control signal becomes 0 while timer A1 is stopped, and the value is reversed at every start trigger signal for timers A1, A2, and A4. Thus, if the cycle of the carrier wave starts at the first timer B2 underflow, the first half comes when the INV13 bit is 1, and the last half comes when it is 0. Table 19.14 lists Relations of the INV13 Bit with Other Factors.

#### Table 19.14 Relations of the INV13 Bit with Other Factors

INV13 bit	1	0
Timer A1 reload control signal		0
One-shot pulse count value	Value at the TAi1 register	Value at the TAi register
Timer B2 underflow	At an odd number of times	At an even number of times
Carrier wave	First half	Last half

i = 1, 2, 4

## **19.3.3.2** Three-Phase PWM Waveform Output Timing Control

In three-phase mode 1, a start trigger for timers A1, A2, and A4 is generated, the value set in the TAi1 register is counted first. Afterward, the values in registers TAi1 and TAi are alternately counted every time a start trigger for timers A1, A2, and A4 is generated.

When the values in registers TAi1 and TAi are rewritten during the process, the updated value is output from the next carrier wave cycle. Figure 19.8 shows Three-Phase Mode 1 Update Timing of Registers TAi and TAi1.




Figure 19.8 Three-Phase Mode 1 Update Timing of Registers TAi and TAi1

### **19.3.3.3 Carrier Wave Control**

In three-phase mode 1, the reload timing of the TB2 register can be selected by the PWCON bit in the TB2SC register.

### 19.3.3.4 Three-Phase PWM Waveform Output Level Control

In triangular wave modulation mode, the output levels set in registers IDB0 and IDB1 are transferred to the three-phase output shift registers by a transfer trigger. After a transfer trigger is generated, first the value set in the IDB0 register, and then, at the falling edge of one-shot pulse for timers A1, A2, and A4, the values set in the IDB1 register become output signals for each phase (internal signal) and consequently the three-phase PWM output changes. Afterward, the values in registers IDB0 and IDB1 alternately become an output signal for each phase at every falling edge of one-shot pulse for timers A1, A2, and A4.

When the INV15 bit in the INVC1 register is 0 (dead time enabled), a phase changing from active to nonactive changes simultaneously with output signals for each phase (internal signal), while a phase changing from nonactive to active changes when the dead time timer stops.

A transfer trigger is generated under the following conditions:

- The first timer B2 underflow after registers IDB0 and IDB1 are written
- Writing to the TB2 register during timer B2 stop (when the INV10 bit in the INVC1 register is 1)
- Setting the INV07 bit in the INVC0 register to 1 (software trigger)

### 19.3.4 Sawtooth Wave Modulation Mode

The sawtooth wave is modulated. Table 19.15 lists Sawtooth Wave Modulation Mode Specifications, and Figure 19.9 shows Usage Example of Sawtooth Wave Modulation Mode.

	Item	Specification
Carrier wave cycle		<ul> <li>m + 1 fi</li> <li>m: Setting value of the TB2 register, 0 to FFFFh</li> <li>fi: Count source frequency (f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32)</li> </ul>
Three-p	phase PWM output width	n: Setting value of the TAi register, 1 to FFFFh fi: Count source frequency (f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-F, f0CO-S, fC32)
	Reference cycle	Timer B2 cycle (cycle of the carrier wave)
0	Timer B2 reload timing	Timer B2 underflow
pode	Three-phase PWM waveform control	Counts the value of the TAi register every time the timer Ai start trigger is generated (the TAi1 register is not used).
rom Ilation		The output levels set in registers IDB0 and IDB1 are transferred to the three-phase output shift register at every timer B2 underflow.
Differences from triangular wave modulation mode	Timer B2 interrupt	When the setting value in the ICTB2 register is n, the timer B2 interrupt request is generated every nth time of timer B2 underflow (no bits INV00 and INV01 in the INVC0 register).
	Dead time timer trigger	Both of the following: • Transfer trigger (generated at every timer B2 underflow) • Falling edge of timer Ai one-shot pulse
	Detection of a carrier wave cycle (first half or last half)	-

Table 19.15	Sawtooth Wave Modulation Mode Specifications
-------------	--

i = 1, 2, 4

Register	Bit	Functions, Setting Value	
	INV00	Dischlad (despite the active set the LOTDO service server to the an DO we deather)	
	INV01	Disabled (despite the settings, the ICTB2 register counts timer B2 underflow)	
	INV02	Set to 1 (three-phase motor control timer function used).	
INVC0	INV03	Set to 1 (three-phase motor control timer output enabled).	
INVCO	INV04	Select simultaneous conduction enabled or disabled.	
	INV05	Simultaneous conduction detect flag	
	INV06	Set to 1 (sawtooth wave modulation mode).	
	INV07	Software trigger bit	
	INV10	Select a start trigger for timers A1, A2, and A4.	
	INV11	Set to 0.	
	INV12	Select a count source for the dead time timer.	
INVC1	INV13	Disabled	
INVCT	INV14	Select the active level (either active high or active high).	
	INV15	Select dead time enabled or disabled.	
	INV16	Select a trigger for the dead time timer.	
	7	Set to 0.	
IDB0, IDB1	5 to 0	Set an output logic of the three-phase output shift register.	
DTT	7 to 0	Set the dead time.	
ICTB2	3 to 0	Set the frequency of timer B2 interrupt request.	
	PWCON	Set to 0 (timer B2 underflow).	
TB2SC	IVPCR1	Select three-phase output forced cutoff enabled or disabled.	
	b7 to b2	Set to 0.	
PDRF	PDRU, PDRV, PDRW	Position-data-retain bit	
	PDRT	Select a position-data-retain trigger.	
PFCR	PFC5 to PFC0	Select I/O port or three-phase PWM output.	
TPRC	TPRC0	Set to 1 when writing to the PFCR register, or to 0 when not writing to it.	
TA1, TA2, TA4	15 to 0	Set the one-shot pulse width.	
TA11, TA21, TA41	15 to 0	Not used	
TB2	15 to 0	Set the cycle of the carrier wave.	
i – 1 2 <i>1</i>		·	

Table 19.16	Registers Used	and Settings in Sawtooth	Wave Modulation Mode (1/2)

i = 1, 2, 4 Note:


1. This table does not show the procedures.

TATGH to TATGL         Set to 01b (when using V-phase output control circuit).           TA2TGH to TA2TGH to TA3TGL         Set to 01b (when using W-phase output control circuit).           TA3TGH to TA3TGL         Not used for three-phase motor control timer.)           TA4TGH to TA4TGL         Set to 01b (when using U-phase output control circuit).           TA4TGH to TA4TGL         Set to 01b (when using U-phase output control circuit).           TA4TGL         Not used for three-phase motor control timer.           TA3S         Not used for three-phase motor control timer.           TA4S         Set to 1 when starting counting, and to 0 when stopping counting.           TA4S         Set to 1 when starting counting, and to 0 when stopping counting.           TA4S         Set to 1 when starting counting, and to 0 when stopping counting.           TB1S         Not used for three-phase motor control timer.           TB2S         Set to 1 when starting counting, and to 0 when stopping counting.           TB1S         Not used for three-phase motor control timer.           TB2S         Set to 10b (one-shot timer mode).           MR0         Set to 0.           TMOD00         Set to 1 (select a trigger by bits TAITGH and TAITGL).           MR1         Set to 0.           TM2S         Set to 0.0           MR1         Set to 0.0           MR	Register	Bit	Functions, Setting Value
TRGSR         TA2TGL         Set to 0 to (when using W-phase output control circuit).           TA3TGH to TA3TGL         (Not used for three-phase motor control timer.)           TA4TGH to TA4TGL         Set to 01b (when using U-phase output control circuit).           TA4TGL         Set to 1 when starting counting, and to 0 when stopping counting.           TA2S         Set to 1 when starting counting, and to 0 when stopping counting.           TA2S         Set to 1 when starting counting, and to 0 when stopping counting.           TA2S         Set to 1 when starting counting, and to 0 when stopping counting.           TA3S         Not used for three-phase motor control timer.           TA4S         Set to 1 when starting counting, and to 0 when stopping counting.           TA3S         Not used for three-phase motor control timer.           TB0S         Not used for three-phase motor control timer.           TB1S         Not used for three-phase motor control timer.           TB2S         Set to 10 (one-shot timer mode).           MR0         Set to 0.           TA4TGL         Set to 0.           TCK1 to TCK0         Set to 0.           TCK1 to TCK0         Set to 0.           MR1         Set to 0.           TCK1 to TCK0         Set to 0.           MR3         Set to 0.           MR4			Set to 01b (when using V-phase output control circuit).
TA3TCH to TA3TCH to TA4TGL         (Not used for three-phase motor control timer.)           TA4TCH to TA4TGL         Set to 01b (when using U-phase output control circuit).           TA4TGL         Set to 1 when starting counting, and to 0 when stopping counting.           TA2S         Set to 1 when starting counting, and to 0 when stopping counting.           TA3S         Not used for three-phase motor control timer.           TA3S         Not used for three-phase motor control timer.           TA4S         Set to 1 when starting counting, and to 0 when stopping counting.           TB0S         Not used for three-phase motor control timer.           TB1S         Not used for three-phase motor control timer.           TB2S         Set to 1 when starting counting, and to 0 when stopping counting.           TM0D1         TM0D0         Set to 10b (one-shot timer mode).           MR1         Set to 0.         Set to 1           TA4TS         Set to 0.         Set to 0.           TA2S         Set to 0.         Set to 0.           TA2MR         MR1         Set to 0.           TCK1 to TCK0         Select a count source.           TCK1 to T	TROSP		Set to 01b (when using W-phase output control circuit).
TAATGL         Set to 01b (when using U-phase output control circuit).           TAATGL         Set to 01b (when using U-phase output control circuit).           TAOS         Not used for three-phase motor control timer.           TA1S         Set to 1 when starting counting, and to 0 when stopping counting.           TA2S         Set to 1 when starting counting, and to 0 when stopping counting.           TA3S         Not used for three-phase motor control timer.           TA4S         Set to 1 when starting counting, and to 0 when stopping counting.           TB0S         Not used for three-phase motor control timer.           TB1S         Not used for three-phase motor control timer.           TB2S         Set to 1 when starting counting, and to 0 when stopping counting.           TMOD1 to TMOD0         Set to 10b (one-shot timer mode).           MR0         Set to 10b (one-shot timer mode).           MR1         Set to 0.           TCK1 to TCK0         Set to 1 (select a trigger by bits TAITGH and TAITGL).           MR3         Set to 0.0           TCK1 to TCK0         Select a count	TROOK		(Not used for three-phase motor control timer.)
TABSRTA1SSet to 1 when starting counting, and to 0 when stopping counting.TA2SSet to 1 when starting counting, and to 0 when stopping counting.TA3SNot used for three-phase motor control timer.TA4SSet to 1 when starting counting, and to 0 when stopping counting.TB0SNot used for three-phase motor control timer.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (select a trigger by bits TAiTGH and TAiTGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b.MR1Set to 0.MR3Set to 0.MR4Set to 0.MR3Set to 0.MR4Set to 0.MR3Set to 0.TK10D1 to TMOD0Set to 00b.MR1 to MR0Set to 00b.4Set to 0.MR3Set to 0.MR4Set to 0.MR4Set to 0.MR4Set to 0.TGCN1 to TCK0Select a count source.TCK1 to TCK0Select a count source.TACS0 toSelect a clock prior to timer AB division.TACS0 toSelect a count source.TACS1 to TON00Select a count source. </td <td></td> <td></td> <td>Set to 01b (when using U-phase output control circuit).</td>			Set to 01b (when using U-phase output control circuit).
TA2SSet to 1 when starting counting, and to 0 when stopping counting.TA3SNot used for three-phase motor control timer.TA4SSet to 1 when starting counting, and to 0 when stopping counting.TB0SNot used for three-phase motor control timer.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TM0D1 to TM0D0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.TCK1 to TCK0Select a count source.TM0D1 to TM0D0Set to 00b (timer mode).MR3Set to 0.TCK1 to TCK0Select a count source.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a count source.TACS2 to TACS2 to7 to 0Select a count source.TACS27 to 0Select a count source.TACS27 to 0Select a count source.TACS2 to TCS0Select a count		TA0S	Not used for three-phase motor control timer.
TABSRTA3SNot used for three-phase motor control timer.TABSRTA4SSet to 1 when starting counting, and to 0 when stopping counting.TB0SNot used for three-phase motor control timer.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.TA4MRMR1MR1Set to 0.TC41th TCK0Select a count source.TCK1 to TCK0Set to 00b.MR1Set to 00b.MR1Set to 0.TCK1 to TCK0Select a count source.MR3Set to 0.MR4Set to 0.MR5Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a count source.TACS0 to TACS2TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.		TA1S	Set to 1 when starting counting, and to 0 when stopping counting.
TABSRTA4SSet to 1 when starting counting, and to 0 when stopping counting.TB0SNot used for three-phase motor control timer.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (select a trigger by bits TAiTGH and TAITGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD0 to TMOD0Set to 00b.MR1Set to 0.0MR3Set to 00b.MR3Set to 0.0MR4Set to 0.0MR3Set to 0.0TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b.MR1Set to 0.0MR3Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR4Set to 0.MR3Set to 0.MR4Set to 0.MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRSelect a count source.TACS0 to TACS27 to 0Select a count source.TACS0 to TACS0POFSiSel to 0.		TA2S	Set to 1 when starting counting, and to 0 when stopping counting.
TA4SSet to 1 when starting counting, and to 0 when stopping counting.TB0SNot used for three-phase motor control timer.TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (select a trigger by bits TAiTGH and TAiTGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD0Set to 00b (timer mode).MR1Set to 0.0TB2MRMR1MR3Set to 0.0TCK1 to TCK0Select a count source.TB2MRMR1PCLKRPCLK0PCLKRPCLK0Select a count source.TACS0 to TACS2TBCS1TCS3 to TCS0Select a count source.TBCS1TCS3 to TCS0Set to 0.	TADOD	TA3S	Not used for three-phase motor control timer.
TB1SNot used for three-phase motor control timer.TB2SSet to 1 when starting counting, and to 0 when stopping counting.THOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.0TA4MRMR1Set to 0.MR2Set to 1 (select a trigger by bits TAITGH and TAITGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b.MR1Set to 0.0TB2MRMR14Set to 00b.4Set to 0.0MR3Set to 0.0MR4Set to 00b.MR5Set to 00b.4Set to 0.0MR3Set to 0.MR3Set to 0.MR4Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.	TABSK	TA4S	Set to 1 when starting counting, and to 0 when stopping counting.
TB2SSet to 1 when starting counting, and to 0 when stopping counting.TMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (select a trigger by bits TAiTGH and TAITGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1Set to 0.TMOD1 to TMOD0Set to 00b (timer mode).MR3Set to 0.TCK1 to TCK0Select a count source.MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TACS0 to TACS2Select a count source.TACS0 to TACS3Select a count source.TACS0 to TACS3Select a count source.TAPOFSPOFSiSet to 0.		TB0S	Not used for three-phase motor control timer.
TA1MR, TA2MR, TA4MRTMOD1 to TMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (select a trigger by bits TAiTGH and TAiTGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1Set to 00b.4Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.MR3Set to 00b.4Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a count source.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.		TB1S	Not used for three-phase motor control timer.
TA1MR, TA2MR, TA4MRTMOD0Set to 10b (one-shot timer mode).MR0Set to 0.MR1Set to 0.MR2Set to 1 (select a trigger by bits TAiTGH and TAiTGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1Set to 0.MR3Set to 0.MR1Set to 00b (timer mode).MR1Set to 00b.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a count source.TACS0 to TACS2TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.		TB2S	Set to 1 when starting counting, and to 0 when stopping counting.
TA1MR, TA2MR, TA4MRMR1Set to 0.MR2Set to 1 (select a trigger by bits TAITGH and TAITGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.4Set to 0.MR3Set to 0.MR3Set to 0.MR4Set to 0.MR3Set to 0.MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.TACS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.			Set to 10b (one-shot timer mode).
TA2MR, TA4MRMR1Set to 0.MR2Set to 1 (select a trigger by bits TAITGH and TAITGL).MR3Set to 0.TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.MR3Set to 0.MR3Set to 0.MR3Set to 0.MR4Set to 0.MR3Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a count source.TACS0 to TACS2TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.		MR0	Set to 0.
MR3         Set to 0.           TCK1 to TCK0         Select a count source.           TMOD1 to TMOD0         Set to 00b (timer mode).           MR1 to MR0         Set to 00b.           4         Set to 0.           MR3         Set to 0.           MR3         Set to 0.           MR1 to MR0         Set to 0.           MR3         Set to 0.           MR3         Set to 0.           MR3         Set to 0.           MR3         Set to 0.           TCK1 to TCK0         Select a count source.           PCLKR         PCLK0         Select a count source.           TCKDIVC0         TCDIV00         Select a clock prior to timer AB division.           TACS0 to TACS2         7 to 0         Select a count source.           TBCS1         TCS3 to TCS0         Select a count source.           TAPOFS         POFSi         Set to 0.		MR1	Set to 0.
TCK1 to TCK0Select a count source.TMOD1 to TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.4Set to 0.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRPCLK0Select a count source.TCKDIVC0Select a count source.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.	TA4MR	MR2	Set to 1 (select a trigger by bits TAiTGH and TAiTGL).
TMOD1 to TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.4Set to 0.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS27 to 0TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.		MR3	Set to 0.
TMOD0Set to 00b (timer mode).MR1 to MR0Set to 00b.4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0PCLKRSelect a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Set to 0.		TCK1 to TCK0	Select a count source.
TB2MR4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.			Set to 00b (timer mode).
4Set to 0.MR3Set to 0.TCK1 to TCK0Select a count source.PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.		MR1 to MR0	Set to 00b.
TCK1 to TCK0Select a count source.PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.	TB2MR	4	Set to 0.
PCLKRPCLK0Select a count source.TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.		MR3	Set to 0.
TCKDIVC0TCDIV00Select a clock prior to timer AB division.TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.		TCK1 to TCK0	Select a count source.
TACS0 to TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.	PCLKR	PCLK0	Select a count source.
TACS27 to 0Select a count source.TBCS1TCS3 to TCS0Select a count source.TAPOFSPOFSiSet to 0.	TCKDIVC0	TCDIV00	Select a clock prior to timer AB division.
TAPOFS POFSi Set to 0.		7 to 0	Select a count source.
	TBCS1	TCS3 to TCS0	Select a count source.
UDF TAIP Set to 0.	TAPOFS	POFSi	Set to 0.
	UDF	TAiP	Set to 0.

Table 19.17 Registers Used and Settings in Sawtooth Wave Modulation Mode (2/2)

i = 1, 2, 4 Note:

1. This table does not show the procedures.





### 19.3.4.1 Three-Phase PWM Waveform Output Timing Control

In sawtooth wave modulation mode, when a start trigger for timers A1, A2, and A4 is generated, the counter starts counting the value of the TAi register (i = 1, 2, 4).

### 19.3.4.2 Three-Phase PWM Waveform Output Level Control

In sawtooth wave modulation mode, the output levels set in registers IDB0 and IDB1 are transferred to the three-phase output shift register by a transfer trigger. After a transfer trigger is generated, first the value set in the IDB0 register, and then at the falling edge of one-shot pulse for timers A1, A2, and A4, the value set in the IDB1 register become output signals for each phase (internal signal) and consequently the three-phase PWM output changes. Then, the following two actions are repeated:

(1) The setting levels are transferred to the three-phase output shift register by a transfer trigger generated at timer B2 underflow, and therefore, the value in the IDB0 register becomes output signals for each phase. (2) The values set in the IDB1 register become output signals for each phase at the falling edge of one-shot pulse for timers A1, A2, and A4.

When the INV15 bit in the INVC1 register is 0 (dead time enabled), a phase changing from active to nonactive changes simultaneously with output signals for each phase (internal signal), while a phase changing from nonactive to active changes when the dead time timer stops.

A transfer trigger is generated under the following conditions:

- Timer B2 underflow (each time)
- Writing to the TB2 register during timer B2 stop (when the INV10 bit in the INVC1 register is 1)
- Setting the INV07 bit in the INVC0 register to 1 (software trigger)

### 19.4 Interrupts

The timer B2 interrupt and timer A1, A2, and A4 interrupts are available for the three-phase motor control timer.

### 19.4.1 Timer B2 Interrupt

When the setting value in the ICTB2 register is n, a timer B2 interrupt request is generated at the timings below. For details, refer to the specifications and usage examples of each mode.

In triangular wave modulation three-phase mode 0 and sawtooth wave modulation mode, the interrupt request is generated at the nth count of timer B2 underflow.

In triangular wave modulation three-phase mode 1, the interrupt request is generated at the nth count of timing selected by bits INV01 to INV00 in the INVC0 register:

Refer to 14.7 "Interrupt Control" for details of interrupt control. Table 19.18 lists the Timer B2 Interrupt Related Register.

#### Table 19.18 Timer B2 Interrupt Related Register

Address	Register	Symbol	Reset Value
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b

### 19.4.2 Timers A1, A2, and A4 Interrupts

A timer Ai interrupt request is generated at the falling edge of timer Ai (i = 1, 2, 4) one-shot pulse (internal signal). Refer to 14.7 "Interrupt Control" for details of interrupt control. Table 19.19 lists Timers A1, A2, and A4 Interrupts Related Registers.

#### Table 19.19 Timers A1, A2, and A4 Interrupts Related Registers

Address	Register	Symbol	Reset Value
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b

In the timer Ai interrupt, when the TMOD1 bit in the TAiMR register is changed from 0 to 1 (from timer mode or event counter mode to one-shot timer mode, PWM mode, or programmable output mode), the IR bit in the TAiIC register is sometimes automatically set to 1 (interrupt requested). Thus, when changing the TMOD1 bit, follow the steps below. Also refer to 14.13 "Notes on Interrupts".

(1) Set bits ILVL2 to ILVL0 in the TAiIC register to 000b (interrupt disabled).

(2) Set the TAiMR register.

(3) Set the IR bit in the TAiIC register to 0 (interrupt not requested).

### **19.5** Notes on Three-Phase Motor Control Timer Function

#### 19.5.1 Timer A and Timer B

Refer to 17.5 "Notes on Timer A" and 18.5 "Notes on Timer B".

### 19.5.2 Forced Cutoff Input

The following pins are affected by the three-phase forced cutoff due to the  $\overline{\text{SD}}$  pin input: P7\_2/CLK2/TA1OUT/V, P7\_3/CTS2/RTS2/TA1IN/V, P7\_4/TA2OUT/W, P7\_5/TA2IN/W, P8\_0/TA4OUT/RXD5/SCL5/U, P8\_1/TA4IN/CTS5/RTS5/U

# 20. Real-Time Clock


### 20.1 Introduction

The real-time clock is a timer RH. The real-time clock generates a one-second signal from a count source and counts seconds, minutes, hours, a.m./p.m., a date, a day of the week, a week, a month, and a year. Leap years from 2000 to 2099 are automatically set. It also detects matches with specified minutes, hours, and a day of the week.

Table 20.1 lists Real-Time Clock Specifications, Figure 20.1 shows a Real-Time Clock Block Diagram, and Table 20.2 lists the I/O Port.

Item	Specification
Count source	fC
Count operation	Increment
Count start condition	1 (count started) is written to the RUN bit in the TRHCR register.
Count stop condition	0 (count stopped) is written to the RUN bit in the TRHCR register.
Interrupt request generation timing	Periodic interrupt Select one of the following: • 250 ms cycles • Update second data • Update minute data • Update hour data • Update date and day-of-the-week data • Update month data • Update year data Alarm interrupt
	When time data and alarm data match.
TRHO pin function	Programmable I/O port or clock output
Read from timer	When reading the TRHSEC, TRHMIN, TRHHR, TRHWK, TRHDY, TRHMON, or TRHYR register, the counter value can be read. The values in registers TRHSEC, TRHMIN, TRHHR, TRHDY, TRHMON, and TRHYR are represented by the BCD code.
Write to timer	When the RUN bit in the TRHCR register is 0 (count stopped), registers TRHSEC, TRHMIN, TRHHR, TRHWK, TRHDY, TRHMON, and TRHYR can be written to. The values written to registers TRHSEC, TRHMIN, TRHHR, TRHDAY, TRHMON, and TRHYR are represented by the BCD code.
Selectable functions	<ul> <li>12-/24-hour mode switch function</li> <li>Alarm function</li> <li>Either of following is detected: <ul> <li>Combination of a specified day of the week, minute, and hour</li> <li>Combination of a specified hour and minute</li> <li>A specified minute</li> </ul> </li> <li>Second adjustment function</li> <li>Time error correction function <ul> <li>Automatic correction function or correction by software</li> <li>Clock output</li> </ul> </li> </ul>

Table 20.1 Real-Time Clock Specifications



**Real-Time Clock Block Diagram** Figure 20.1

### Table 20.2 I/O Port

Pin Name	I/O	Function
TRHO	Output	Alarm output

# 20.2 Registers

#### Table 20.3 Register Structure

Address	Register	Symbol	Reset Value
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
0340h	Second Data Register	TRHSEC	0000 0000b
0341h	Minute Data Register	TRHMIN	0000 0000b
0342h	Hour Data Register	TRHHR	0000 0000b
0343h	Day-of-the-Week Data Register	TRHWK	0000 0000b
0344h	Date Data Register	TRHDY	0000 0001b
0345h	Month Data Register	TRHMON	0000 0001b
0346h	Year Data Register	TRHYR	0000 0000b
0347h	Timer RH Control Register	TRHCR	0000 0100b
0348h	Timer RH Count Source Select Register	TRHCSR	0000 1000b
0349h	Clock Error Correction Register	TRHADJ	0000 0000b
034Ah	Timer RH Interrupt Flag Register	TRHIFR	XXX0 0000b
034Bh	Timer RH Interrupt Enable Register	TRHIER	0000 0000b
034Ch	Alarm Minute Register	TRHAMN	0000 0000b
034Dh	Alarm Hour Register	TRHAHR	0000 0000b
034Eh	Alarm Day-of-the-Week Register	TRHAWK	0XXX X000b
034Fh	Timer RH Protect Register	TRHPRC	00XX XXXXb

# 20.2.1 Peripheral Clock Stop Register (PCLKSTP1)

b6 b5 b4 b3 b2 b1 b0	Symbol PCLKSTI	Addre 21 0016h		-
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
· · · · · · · · · · · · · · · · · · ·	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
 	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
	(b7)	No register bit. If necessary, undefined	set to 0. When read, the read value is	_

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register.

# PCKSTP10 (Real-time clock peripheral clock stop bit) (b0)

Set this bit to 0 (f1 provide enabled) when using the real-time clock. Also, set the PM25 bit in the PM2 register to 1 (fC provide enabled).

# 20.2.2 Second Data Register (TRHSEC)

b6 b5 b4 b3 b2 b1 b0	Symbol TRHSEC	Address 0340h		After Reset 0000 0000b	
	Bit Symbol	Bit Name	Function	Setting Range	RW
	SC00				RW
	SC01	First digit of second count bit	Count 0 to 9 every second. When the digit increments, 1	0 to 9	RW
· · · · · · · · · · · · · · · · · · ·	SC02		is added to the second digit of second.		RW
	SC03				RW
	SC10				RW
	- SC11	Second digit of second count bit	When counting 0 to 5, 60 seconds are counted.	0 to 5	RW
	SC12				RW
	BSY	Timer RH busy flag	This bit is 1 while the TRHSEC TRHHR, TRHWK, TRHDY, TF TRHYR register is updated.		RO

Access the register in 8-bit units.

Set the PROTECT bit in the TRHPRC register to 1 (write enabled) before rewriting this register.

### SC03-SC00 (First digit of second count bit) (b3-b0) SC12-SC10 (Second digit of second count bit) (b6-b4)

Set values between 00 and 59 by the BCD code.

Write to these bits when the RUN bit in the TRHCR register is 0 (count stopped).

Read these bits when the BSY bit is 0 (not while data is updated).

### BSY (Timer RH busy flag) (b7)

This bit is 1 while data is updated. Read the following bits when this bit is 0 (not while data is updated):

- Bits SC12 to SC10 and SC03 to SC00 in the TRHSEC register
- Bits MN12 to MN10 and MN03 to MN00 in the TRHMIN register
- Bits HR11 to HR10 and HR03 to HR00 in the TRHHR register
- The PM bit in the TRHCR register
- Bits WK2 to WK0 in the TRHWK register
- Bits DY11 to DY10 and DY03 to DY00 in the TRHDY register
- Bits MO10 and MO03 to MO00 in the TRHMON register
- Bits YR13 to YR10 and YR03 to YR00 in the TRHYR register

# 20.2.3 Minute Data Register (TRHMIN)

b6 b5 b4 b3 b2 b1 b0	Symbol TRHMIN	Addre 0341		After R 0000 0	
	Bit Symbol	Bit Name	Function	Setting Range	RW
	- MN00				RW
	- MN01	Tint dinis of minute count his	Count 0 to 9 every minute. When the digit increments, 1	0.45-0	RW
	- MN02	First digit of minute count bit	is added to the second digit of minute.	0 to 9	RW
	MN03				RW
	- MN10				RW
		Second digit of minute count bit	When counting 0 to 5, 60 minutes are counted.	0 to 5	RW
[	MN12				RW
	(b7)	Reserved bit	Set to 0.		RW

Access the register in 8-bit units.

Set the PROTECT bit in the TRHPRC register to 1 (write enabled) before rewriting this register.

MN03-MN00 (First digit of minute count bit) (b3-b0) MN12-MN10 (Second digit of minute count bit) (b6-b4)

Set values between 00 and 59 by the BCD code.

When the digit increments from the TRHSEC register, 1 is added.

Write to these bits when the RUN bit in the TRHCR register is 0 (count stopped).

# 20.2.4 Hour Data Register (TRHHR)

b6 b5 b4 b3 b2 b1 b0	Symbol TRHHR	Addre 0342		After R 0000 0	
	Bit Symbol	Bit Name	Function	Setting Range	RW
	HR00				RW
	HR01	First disis of boundaries with it	Count 0 to 9 every hour. When the digit increments, 1	0.45-0	RW
	HR02	First digit of hour count bit	is added to the second digit of hour.	0 to 9	RW
	HR03				RW
	HR10		Count 0 to 1 when the HR24 bit is 0 (12-hour mode).		RW
	HR11	Second digit of hour count bit	Count 0 to 2 when the HR24 bit is 1 (24-hour mode).	0 to 2	RW

Access the register in 8-bit units.


Set the PROTECT bit in the TRHPRC register to 1 (write enabled) before rewriting this register.

HR03-HR00 (First digit of hour count bit) (b3-b0) HR11-HR10 (Second digit of hour count bit) (b5-b4)

When the HR24 bit in the TRHCR register is 0 (12-hour mode), set values between 00 and 11 by the BCD code. When the HR24 bit is 1 (24-hour mode), set a value between 00 and 23 by the BCD code. When the digit increments from the TRHMIN register, 1 is added.

Write to these bits when the RUN bit in the TRHCR register is 0 (count stopped).

# 20.2.5 Day-of-the-Week Data Register (TRHWK)



Access the register in 8-bit units.

Set the PROTECT bit in the TRHPRC register to 1 (write enabled) before rewriting this register.

### WK2-WK0 (Day-of-the-week count bit) (b2-b0)

A week is counted by counting from 000b (Sunday) to 110b (Saturday) repeatedly. Do not set these bits to 111b.

When the digit increments from the TRHHR register, 1 is added.

Write to these bits when the RUN bit in the TRHCR register is 0 (count stopped).

# 20.2.6 Date Data Register (TRHDY)

b6 b5 b4 b3 b2 b1 b0	Symbol TRHDY	Addre 0344h		After Res 0000 00	
	Bit Symbol	Bit Name	Function	Setting Range	RW
	DY00				RW
	DY01		Count 0 to 9 every day. When the digit increments, 1		RW
	DY02	First digit of date count bit	is added to the second digit of date.	0 to 9	RW
	DY03				RW
	DY10				RW
	DY11	Second digit of date count bit	Count 0 to 3.	0 to 3	RW
	 (b7-b6)	No register bits. If necessary,	set to 0. When read, the read va	alue is 0.	_

Access the register in 8-bit units.

Set the PROTECT bit in the TRHPRC register to 1 (write enabled) before rewriting this register.

DY03-DY00 (First digit of date count bit) (b3 to b0) DY11-DY10 (Second digit of date count bit) (b5 to b4)


Set values between 01 and 31 by the BCD code.

The digit increments from the TRHHR register, 1 is added.

The number of days (28 to 31) in each month including February in a leap year are counted from 2000 to 2099.

Write to these bits when the RUN bit in the TRHDY register is 0 (count stopped.).

# 20.2.7 Month Data Register (TRHMON)



Access the register in 8-bit units.

Set the PROTECT bit in the TRHPRC register to 1 (write enabled) before rewriting this register.

MO03-MO00 (First digit of month count bit) (b3 to b0)

MO10 (Second digit of month count bit) (b4)

Set values between 01 and 12 by the BCD code.

When the digit increments from the TRHDY register, 1 is added.

Write to these bits when the RUN bit in the TRHCR register is 0 (count stopped).

# 20.2.8 Year Data Register (TRHYR)

6 b5 b4 b3 b2 b1 b0	Symbol TRHYR	Addre 0346f	After Reset 0000 0000h		
	Bit Symbol	Bit Name	Function	Setting Range	RW
	YR00		Count 0 to 9 every year. When the digit moves up, 1 is added to the second digit of year.	0 to 9	RW
	YR01	First digit of year count bit			RW
	YR02				RW
	YR03				RW
	YR10				RW
	YR11	-		0 to 9	RW
	YR12	Second digit of year count bit	Count 0 to 9		RW
	YR13				RW

Access the register in 8-bit units.

Set the PROTECT bit in the TRHPRC register to 1 (write enabled) before rewriting this register.

YR03-YR00 (First digit of year count bit) (b3 to b0)

YR13-YR10 (Second digit of year count bit) (b7 to b4)

Set values between 00 and 99 by the BCD code. Fourth digit and third digit of year are fixed to 20. When the digit increments from the TRHMON register, 1 is added.

Write to these bits when the RUN bit in the TRHCR register are 0 (count stopped).

# 20.2.9 Timer RH Control Register (TRHCR)

b6 b5 b4 b3 b2 b1 b0	Symbol	Addre	ss Af	er Reset
	TRHCR	0347	n 00	00 0100b
	Bit Symbol	Bit Name	Function	RW
	AADJE	Automatic correction function enable bit	<ol> <li>O: Automatic correction function disab (correction function by software enabled).</li> <li>1: Automatic correction function enabl (correction function by software disabled).</li> </ol>	DW
	TRHOE	Timer RH output enable bit	0 : TRHO output disabled 1 : TRHO output enabled	RW
	LFLAG	Leap year flag	0 : Common year 1 : Leap year	RO
	 (b3)	Reserved bit	Set to 0	RW
	(b4)	Reserved bit	When read, the read value is 0.	RO
	PM	a.m./p.m. bit	0: a.m. 1: p.m.	RW
l	HR24	Operating mode bit	0: 12-hour mode 1: 24-hour mode	RW
	RUN	Timer RH operation start bit	0: Timer RH count stopped 1: Timer RH count started	RW

Access the register in 8-bit units.

### TRHOE (Timer RH output enable bit) (b1)

Rewrite this bit when the RUN bit is 0 (count stops).

## LFLAG (Leap year flag) (b2)

This bit becomes 1 (leap year) when the values of the TRHYR register are 00 or the multiples of four. When this bit is 1, the number of days in February becomes 29.

### PM (a.m./p.m. bit) (b5)

Write to this bit when the RUN bit in the TRHCR register is 0 (count stopped). Set the PROTECT bit in the TRHPRC register to 1 (write enabled) before rewriting this bit.

Read this bit when the BSY bit in the TRHSEC register is 0 (not while data is updated).

This bit is enabled when the HR24 bit is 0 (12-hour mode).

This bit changes as follows while counting.

- Becomes 0 when this bit is 1 (p.m.) and the clock increments from 11:59:59 to 00:00:00.
- Becomes 1 when this bit is 0 (a.m.) and the clock increments from 11:59:59 to 00:00:00.

Figure 20.2 shows Definition of Time Representation.

													No	on					
HR24 bit = 1	TRHHR register	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
(24-hour mode)	PM bit		•	•	•	•	•	•		. (	)		•	•					
HR24 bit = 0	TRHHR register	0	1	2	3	4	5	6	7	8	9	10	11	0	1	2	3	4	5
(12-hour mode)	PM bit						0 (a	.m.)								1 (p	.m.)		
TRHWK register			000b (Sunday)																
HR24 bit = 1 (24-hour mode)	TRHHR register	18	19	20	21	22	23	0	1	2	3								
	PM bit	18	19	20			23	0	1	2	3								
	FIVEDIC				(	, 					1					•			
HR24 bit = 0		6	7	8	9	10	11	0	1	2	3								
(12-hour mode)	PM bit	1 (p.m.) 0 (a.r							0 (a.m.)										
TRHWK registe	er		00	00b (S	Sunda	ay)			001b	(Moi	nday)								
	R24: Bits in the TRHC		•		~ 00	.00 (	10	~ )	0										

#### Figure 20.2 Definition of Time Representation

### HR24 (Operating mode bit) (b6)

Write to this bit when the RUN bit in the TRHCR register is 0 (counter stopped).

b6 b5 b4 b3 b2 b1 b0	Symbol TRHCS	SymbolAddressAfter ResTRHCSR0348h0000 100					
	Bit Symbol	Bit Name	Function	RW			
	(b2-b0)	Reserved bits	Set to 0.	RW			
· · · · · · · · · · · · · · · · · · ·	CS3	Count source select bit	1: fC Set to 1.	RW			
	(b4)	Reserved bits	Set to 1.	RW			
	. OS1	Time Diller de de de de di	b6 b5 0 0: fC	RW			
	OS2	Timer RH output select bit	<ul> <li>0 1: 1 Hz (after correction)</li> <li>1 0: 64 Hz (after correction)</li> <li>1 1: Do not set.</li> </ul>	RW			
	AADJM	Automatic correction mode select bit	0: Correct every one minute (resolutio ±0.5 ppm) 1: Correct every 10 seconds (resolutio ±3 ppm)	D\//			

# 20.2.10 Timer RH Count Source Select Register (TRHCSR)

Access the register in 8-bit units.

### CS3 (Count source select bit) (b3)


Set the PM25 bit in the PM2 register to 1 (peripheral clock fC provided). For details of fC, refer to 8. "Clock Generator".

### OS2-OS1 (Timer RH output select bit) (b6-b5)

Rewrite these bits when the RUN bit in the TRHCR register is 0 (count stopped). These bits are enabled when the TRHOE bit in the TRHCR register is 1 (TRHO output enabled). When the TRHOE bit is 0 (TRHO output disabled), bit 4 can be set to 0.

### AADJM (Automatic correction mode select bit) (b7)

This bit is enabled when the AADJE bit in the TRHCR register is 1 (automatic correction function enabled).



# 20.2.11 Clock Error Correction Register (TRHADJ)

Access the register in 8-bit units.



b5 b4 b3 b2 b1 b0	Symbol TRHIFR	Addı 034		ter Reset X0 0000b	
	Bit Symbol	Bit Name	Function	RW	
	ALIF	Alarm interrupt flag	0: Interrupt not requested 1: Interrupt requested	RW	
	RTCF	RTC periodic interrupt flag	0: Interrupt not requested 1: Interrupt requested	RW	
	ALIE	Alarm interrupt enable bit	0: Alarm interrupt disabled 1: Alarm interrupt enabled	RW	
	ADJ30S	30 seconds adjust bit	When setting this bit to 1, the values of the TRHSEC register become as follows: 00 when the TRHSEC register values $\leq$ 29 59 when the TRHSEC register values $\geq$ 30 When read, the read value is 0.	wo	
	RSTADJ	Second counter reset adjust bit	When setting this bit to 1, the TRHSEC register becomes 00, and the internal counter is initialized. When read, the read value is 0.		
	 (b7-b5)	No register bits. If necessary, undefined.	set to 0. When read, the read value is	_	

Access the register in 8-bit units.

#### ALIF (Alarm interrupt flag) (b0)

Condition to become 0:

• Write 0 after reading this bit. When writing 0 to this bit if the read value is 1, this bit becomes 0. Condition to become 1:

• Contents of registers TRHAMN, TRHAHR, and TRHAWK match contents of registers TRHMIN, TRHHR, and TRHWK (refer to 20.3.2 "Alarm Function")

When writing 0 to this bit if the read value is 0, this bit remains unchanged (if this bit changes from 0 to 1 after reading this bit, this bit remains 1 even if writing 0). Writing 1 has no effect.

### RTCF (RTC periodic interrupt flag) (b1)

Condition to become 0:

• Write 0 after reading this bit. When writing 0 to this bit if the read value is 1, this bit becomes 0. Condition to become 1:

• Interrupt source enabled in the TRHIER register is generated.

When writing 0 to this bit if the read value is 0, this bit remains unchanged (if this bit changes from 0 to 1 after reading this bit, this bit remains 1 even if writing 0). Writing 1 has no effect.

whiting i has no enect.

#### RSTADJ (Second counter reset adjust bit) (b4)

Do not set this bit to 1 when the RTCF bit is 1 (periodic interrupt requested).

# 20.2.13 Timer RH Interrupt Enable Register (TRHIER)

6 b5 b4 b3 b2 b1 b0	Symbol TRHIER	Addre 034E		
	Bit Symbol	Bit Name	Function	RW
	SE025IE	Periodic interrupt triggered every 0.25 second enable bit	0: Periodic interrupt triggered every 0.25 second disabled 1: Periodic interrupt triggered every 0.25 second enabled	RW
	SE05IE	Periodic interrupt triggered every 0.5 second enable bit	0: Periodic interrupt triggered every 0.5 second disabled 1: Periodic interrupt triggered every 0.5 second enabled	RW
	SEIE	Periodic interrupt triggered every second enable bit	0: Periodic interrupt triggered every second disabled 1: Periodic interrupt triggered every second enabled	RW
	MNIE	Periodic interrupt triggered every minute enable bit	0: Periodic interrupt triggered every minute disabled 1: Periodic interrupt triggered every minute enabled	RW
	HRIE	Periodic interrupt triggered every hour enable bit	<ul><li>0: Periodic interrupt triggered every hour disabled</li><li>1: Periodic interrupt triggered every hour enabled</li></ul>	RW
	DYIE	Periodic interrupt triggered every day enable bit	<ul><li>0: Periodic interrupt triggered every day disabled</li><li>1: Periodic interrupt triggered every day enabled</li></ul>	RW
	MOIE	Periodic interrupt triggered every month enable bit	<ul> <li>0: Periodic interrupt triggered every month disabled</li> <li>1: Periodic interrupt triggered every month enabled</li> </ul>	RW
	YRIE	Periodic interrupt triggered every year enable bit	0: Periodic interrupt triggered every year disabled 1: Periodic interrupt triggered every year enabled	RW

Access the register in 8-bit units.

Write to this register when the RUN bit in the TRHCR register is 0 (counter stops).

An interrupt request can be generated every 0.25 seconds, 0.5 seconds, one second, minute, hour, day, month, or year. To generate an interrupt request, set one of the following bits to 1 (interrupt enabled): SE025IE SE05IE, SEIE, MNIE, HRIE, DYIE, MOIE, and YRIE (be sure to set only one bit to 1). Table 20.4 lists Periodic Interrupt Sources.

	Table 20.4	Periodic Interrupt Sources
--	------------	----------------------------

Factor	Interrupt Source	Interrupt Enable Bit
Periodic interrupt triggered every year	The TRHYR register is updated (one-year period)	YRIE
Periodic interrupt triggered every month	The TRHMON register is updated (one-month period)	MOIE
Periodic interrupt triggered every day	The TRHDY register is updated (one-day period)	DYIE
Periodic interrupt triggered every hour	The TRHHR register is updated (one-hour period)	HRIE
Periodic interrupt triggered every minute	The TRHMIN register is updated (one-minute period)	MNIE
Periodic interrupt triggered every second	The TRHSEC register is updated (one-second period)	SEIE
Periodic interrupt triggered every 500 ms	500 ms cycles	SE05IE
Periodic interrupt triggered every 250 ms	250 ms cycles	SE025IE

When the interrupt is enabled by the above bits, following occurs when the periodic interrupt is generated:

• The RTCF bit in the TRHIFR register becomes 1 (periodic interrupt requested).

• The IR bit in the RTCTIC register becomes 1 (periodic interrupt requested).

RW

RW

RW

RW

RW

RW

RW

RW

RW

0 to 5

#### Alarm Minute Register Symbol Address After Reset b6 b1 b0 TRHAMN 034Ch 0000 0000b Setting Bit Symbol Bit Name Function Range į AMN0 Ľ AMN1 First digit of minute alarm data Store alarm data 0 to 9 bit 1 AMN2

Second digit of minute alarm

Minute alarm enable bit

# 20.2.14 Alarm Minute Register (TRHAMN)

AMN3

AMN4

AMN5

AMN6

ENBMN

data bit

Access the register in 8-bit units.

Write to the register when the BSY bit in the TRHSEC register is 0 (not while data is updated).

Store alarm data

0: Minute alarm disabled (not compared with the TRHMIN register)

1: Minute alarm enabled (compared with

the TRHMIN register)

AMN3-AMN0 (First digit of minute alarm data bit) (b3-b0) AMN6-AMN4 (Second digit of minute alarm data bit) (b6-b4) Set values between 00 and 59 by the BCD code.

# 20.2.15 Alarm Hour Register (TRHAHR)

Alarm Hour Reg	ister				
b7 b6 b5 b4 b3 b2 b1 b0	Symbo	I Addre	SS	After R	eset
	TRHAH	R 034D	h	0000 0000b	
	Bit Symbol	Bit Name	Function	Setting Range	RW
	AHR0				RW
	AHR1	First digit of hour alarm data bit	Store alarm data	0 to 9	RW
AHR2 AHR3 AHR4	AHR2				RW
	AHR3				RW
	Second digit of hour alarm	Store alarm data	0 to 2	RW	
	AHR5	data bit			RW
	APM	a.m./p.m. alarm data bit	0 : a.m. 1 : p.m.		RW
	ENBHR	Hour alarm enable bit	<ul><li>0 : Hour alarm disabled (not c with the TRHHR register)</li><li>1 : Hour alarm enabled (comp the TRHHR register)</li></ul>	•	RW

Access the register in 8-bit units.

Write to the register when the BSY bit in the TRHSEC register is 0 (not while data is updated).


# AHR3-AHR0 (First digit of hour alarm data bit) (b3-b0)

AHR5-AHR4 (Second digit of hour alarm data bit) (b5-b4)

When the HR24 bit in the TRHCR register is 0 (12-hour mode), set values between 00 and 11 by the BCD code. When the HR24 bit is 1 (24-hour mode), set values between 00 and 23 by the BCD code.

### APM (a.m./p.m. alarm data bit) (b6)

This bit is disabled when the HR24 bit in the TRHCR register is 1 (24-hour mode).



# 20.2.16 Alarm Day-of-the-Week Register (TRHAWK)

Access the register in 8-bit units.

Write to the register when the BSY bit in the TRHSEC register is 0 (not while data is updated).

AWK2 to AWK0 (Day-of-the-week alarm data bit) (b2 to b0)

Set 000b (Sunday) to 110b (Saturday).

# 20.2.17 Timer RH Protect Register (TRHPRC)

b7 b6 b5 b4 b3 b2 b1 b0	ct Regist	Addre	ss Aft	er Reset
	TRHPR			X XXXXb
	Bit Symbol	Bit Name	Function	RW
	 (b5-b0)	No register bits. If necessary, s undefined.	et to 0. When read, the read value is	_
	(b6)	Reserved bit	Set to 0.	RW
	PROTECT	Time data protect bit	Write to the time data register is enabl disabled 0: Write disabled 1: Write enabled	ed/ RW

Access the register in 8-bit units.

# PROTECT (Timer data protect bit) (b7)

Following registers and bits can be changed when this bit is 1 (write enabled):

- Registers TRHSEC, TRHMIN, TRHHR, TRHWK, TRHDY, TRHMON, and TRHYR
- The PM bit in the TRHCR register

When writing 1 to this bit by a program, this bit stays 1. Change the registers protected by this bit as follows:

- (1) Write 1 to this register
- (2) Write a value to the register protected by this bit
- (3) Write 0 (write disabled) to this bit

#### 20.3 Operations

#### 20.3.1 Basic Operation

The real-time clock generates a one-second signal from the count source selected in the TRHCSR register and counts seconds, minutes, hours, a.m./p.m., a date, a day of the week, a month, and a year. The day and time to start the count can be set using registers TRHSEC, TRHMIN, TRHHR, TRHWK, TRHDY, TRHMON, TRHYR and the PM bit in the TRHCR register. Current time and day are read from registers TRHSEC, TRHMIN, TRHHR, TRHWK, TRHDY, TRHMON, TRHYR and the PM bit in the TRHCR register. Current time and the PM bit in the TRHCR registers TRHSEC, TRHMIN, TRHHR, TRHWK, TRHDY, TRHMON, TRHYR and the PM bit in the TRHCR register. Current time and the PM bit in the TRHCR register. However, do not read these registers when the BSY bit in the TRHSEC register is 1 (while data is updated).

An interrupt request can be generated every 0.25 seconds, 0.5 seconds, one second, minute, hour, day, month, or year. When using a periodic interrupt, enable one of the interrupts by the TRHIER register. When the periodic interrupt is generated, the RTCF bit in the TRHIFR register and the IR bit in the RTCTIC register become 1 (interrupt requested).

Figure 20.3 shows Real-Time Clock Basic Operating Example, Figure 20.4 shows Time and Date Change Procedure.





Figure 20.3 Real-Time Clock Basic Operating Example



### 20.3.2 Alarm Function

Time data <sup>(1)</sup> and alarm data <sup>(2)</sup> are compared, and compare value match is detected. Either one of the following combinations can be compared. Do not enable the combination other than

them. Hour is a.m. or p.m..

- Day of the week, hour, and minute
- Hour and minute
- Minute only

When the comparison result matches, the following occurs:

- The ALIF bit in the TRHIFR register becomes 1 (alarm interrupt requested).
- When the ALIE bit in the TRHIFR register is 1 (alarm interrupt enabled), the IR bit in the RTCCIC register becomes 1 (alarm interrupt requested).

#### Notes:

- Bits for time data are as follows: Bits MN12 to MN10 and MN03 to MN00 in the TRHMIN register Bits HR11 to HR10 and HR03 to HR00 in the TRHHR register The PM bit in the TRHCR register Bits WK2 to WK0 in the TRHWK register
- Bits for alarm data are as follows: Bits AMN6 to AMN4 and AMN3 to AMN0 in the TRHAMN register Bits AHR5 to AHR4 and AHR3 to AHR0 in the TRHAHR register The APM bit in the TRHAHR register Bits AWK2 to AWK0 in the TRHAWK register




Figure 20.5 Alarm Time Setting Procedure




Figure 20.6 Alarm Function

### 20.3.3 Second Adjustment Function

The TRHSEC register can be adjusted by bits RSTADJ and ADJ30S in the TRHIFR register.

When writing 1 to the RSTADJ bit, the TRHSEC register becomes 00 after 2.5 cycles of the count source at a minimum, and an internal counter of one second generation circuit is simultaneously initialized.

When writing to the RSTADJ bit while the BSY bit in the TRHSEC register is 1 (while data is updated), the TRHSEC register becomes 00 after 2.5 cycles of the count source at a minimum, and the internal counter is initialized at the end of the data updating.

When writing 1 to the ADJ30S bit, the TRHSEC register value becomes as follows after 2.5 cycles of the count source at a minimum:

- 00 when the TRHSEC register value  $\leq 29$
- 59 when the TRHSEC register value  $\geq$  30

When writing 1 to the ADJ30S bit, the internal counter is not initialized.

#### 20.3.4 Clock Error Correction Function

This function corrects a frequency error of fC. As a basic operation, the internal circuit of the one second generation circuit counts 32.768 kHz 32768 times. When fC is larger or smaller than 32.768 kHz, it can be corrected by increasing or decreasing the number of count.

Select automatic correction or correction by software by the AADJE bit in the TRHCR register.

#### 20.3.4.1 Automatic Correction Function

When the AADJE bit in the TRHCR register is 1, an automatic correction function is enabled. Select a correction timing by the AADJM bit in the TRHCSR register. Set a correction value and correction content (add/subtract) to the TRHADJ register. The correction value is automatically added or subtracted at the selected correction timing. Examples are as follows:

Ex. 1) fC = 32769 Hz

Error

 $\frac{32769 - 32768}{32768} \times 10^6 = 30.5 \text{ ppm}$ 

How to correct

Counting 32769 Hz 32768+1 times makes one second. Because +60 is needed for one minute, 60 is added to the internal counter every one minute.

Register setting

- The AADJM bit in the TRHCSR register: 0 (correct every one minute)
- Bits PLUS and MINUS in the TRHADJ register: 10b (add)
- Bits ADJ5 to ADJ0 in the TRHADJ register: 60

Ex.2) fC = 32770 Hz

Error

 $\frac{32770 - 32768}{32768} \times 10^6 = 61.0 \text{ ppm}$ 

How to correct

Counting 32770 Hz 32768+2 times makes one second. Because +20 is needed for 10 seconds, 20 is added to the internal counter every 10 seconds.

Register setting

- The AADJM bit in the TRHCSR register: 1 (correct every 10 seconds)
- Bits PLUS and MINUS in the TRHADJ register: 10b (add)
- Bits ADJ5 to ADJ0 in the TRHADJ register: 20

#### 20.3.4.2 Correction by Software

When the AADJE bit in the TRHCR register is 0, correction by software is enabled. Write a correction value and correction content (add/subtract) to the TRHADJ register at an arbitrary timing. Correction is performed when the write instruction is executed.

Ex.) fC = 32769 Hz

Error

$$\frac{32769 - 32768}{32768} \times 10^6 = 30.5 \text{ ppm}$$

How to correct

Counting 32769 Hz 32768+1 times makes one second. 1 is added to the internal counter every one second.

Register setting

- Bits PLUS and MINUS in the TRHADJ register: 10b (add)
- Bits ADJ5 to ADJ0 in the TRHADJ register: 01

Write to the TRHADJ register every one second interrupt.

#### 20.3.4.3 Correction Mode Change Procedure

When changing correction mode, set bits PLUS and MINUS in the TRHADJ register to 00b (not corrected) before changing the AADJE bit in the TRHCR register. When rewriting bits PLUS and MINUS and then rewriting these bits again, regardless of changing correction mode or not, wait one or more cycles of the count source to rewrite these bits.

When switching from correction by software to automatic correction:

- (1) Set bits PLUS and MINUS bit in the TRHADJ register to 00b (not corrected).
- (2) Set the AADJE bit in the TRHCR register to 1 (automatic correction function enabled).
- (3) Select a correction cycle by the AADJM bit in the TRHCSR register.
- (4) Set add or subtract to bits PLUS and MINUS in the TRHADJ register and a correction value to bits ADJ5 to ADJ0.

Execute (4) after one or more cycles of the count source has elapsed since (1).

When switching from automatic correction to correction by software

- (1) Set bits PLUS and MINUS in the TRHADJ register to 00b (not corrected).
- (2) Set the AADJE bit in the TRHCR register to 0 (correction function by software enabled)
- (3) Correction is performed when setting add or subtract to bits PLUS and MINUS in the TRHADJ register and a correction value to bits ADJ5 to ADJ0 at an arbitrary timing.

Execute (3) after one or more cycles of the count source has elapsed since (1). After (3), correction is performed every time the TRHADJ register is written to.

#### 20.3.5 Clock Output

When the TRHOE bit in the TRHCR register is 1 (TRHO output enabled), clock is output from the TRHO pin. Select clock by bits OS2 to OS1 in the TRHCSR register. When bits OS2 to OS1 are 01b (1 Hz) or 10b (64 Hz), clock corrected by the clock error correction function is output.

### 20.4 Interrupts

The real-time clock generates the following two types of interrupt.

- Periodic interrupts triggered every 0.25 seconds, 0.5 seconds, one second, minute, hour, day, month, and year
- Alarm interrupt

See Table 20.4 Periodic Interrupt Sources for details of periodic interrupt sources. In the periodic interrupt, when the RTCF bit in the TRHIFR register changes from 0 to 1 (RTC periodic interrupt requested), the IR bit in the RTCTIC register becomes 1 (interrupt requested). Set the RTCF bit to 0 by an interrupt routine. In the alarm interrupt, when the ALIE bit in the TRHIFR register is 1 (alarm interrupt enabled) and the ALIF bit in the TRHIFR register changes from 0 to 1 (alarm interrupt requested), the IR bit in the TRCCIC register becomes 1 (interrupt requested). Set the ALIF bit to 0 by the IR bit in the TRCCIC register becomes 1 (interrupt requested). Set the ALIF bit to 0 by the interrupt routine.

Refer to specifications and operating examples in each mode for the interrupt request generating timing. Refer to 14.7 "Interrupt Control" for details of interrupt control. Table 20.5 lists Real-Time Clock Interrupt-Associated Registers.

#### Table 20.5 Real-Time Clock Interrupt-Associated Registers

Address	Register	Symbol	Reset Value
006Eh	Real-Time Clock Periodic Interrupt Control Register	RTCTIC	XXXX X000b
006Fh	Real-Time Clock Alarm Interrupt Control Register	RTCCIC	XXXX X000b
0205h	Interrupt Source Select Register 3	IFSR3A	00h

The real-time clock shares interrupt vectors and interrupt control registers with other peripheral functions. To use periodic interrupts, set the IFSR35 bit in the IFSR3A register to 1 (real-time clock period). To use alarm interrupts, set the IFSR36 bit in the IFSR3A register to 1 (real-time clock alarm).

### 20.5 Notes on Real-Time Clock

#### 20.5.1 Register Setting (Time Data, etc.)

Write to the following registers/bits when the RUN bit in the TRHCR register is 0 (count stopped):

- Registers TRHSEC, TRHMIN, TRHHR, TRHWK, TRHDY, TRHMON, TRHYR, and TRHIER
- Bits TRHOE, HR 24, and PM in the TRHCR register
- Bits OS2 to OS1 in the TRHCSR register

Set the TRHIER register after setting other registers and bits mentioned above (immediately before the real-time clock count starts).

#### 20.5.2 Register Setting (Alarm Data)

Write to the following registers when the BSY bit in the TRHSEC register is 0 (not while data is updated).

• Registers TRHAMN, TRHAHR, and TRHAWK

### 20.5.3 Time Reading Procedure of Real-Time Clock Mode

In real-time clock mode, read time data bits <sup>(1)</sup> when the BSY bit in the TRHSEC register is 0 (not while data is updated).

When reading multiple registers, if data is rewritten between reading registers, an errant time will be read. To prevent this, use the procedure below when reading:

- Using an interrupt Read necessary contents of time data bits in the real-time clock periodic interrupt routine.
- Monitoring by a program 1 Monitor the IR bit in the RTCTIC register by a program and read necessary contents of time data bits after the IR bit becomes 1 (periodic interrupt requested).
- Monitoring by a program 2 Read the time data according to Figure 20.7 "Time Data Reading".




Figure 20.7 Time Data Reading

Also, when reading multiple registers, read them as continuously as possible.

Note:

 Time data bits are as follows: Bits SC12 to SC10 and SC03 to SC00 in the TRHSEC register Bits MN12 to MN10 and MN03 to MN00 in the TRHMIN register Bits HR11 to HR10 and HR03 to HR00 in the TRHHR register Bits WK2 to WK0 in the TRHWK register The PM bit in the TRHCR register Bits DY11 to DY10 and DY03 to DY00 in the TRHDY register Bits MO10 and MO03 to MO00 in the TRHMON register Bits YR13 to YR10 and YR03 to YR00 in the TRHYR register

# 21. Pulse Width Modulator

#### Note

The 80-pin package does not have pins P4\_6 and P4\_7. Use pins P9\_3 and P9\_4 for PWM0 and PWM1 output.

### 21.1 Introduction

The pulse width modulator (PWM) consists of two independent PWM circuits. Table 21.1 lists PWM Specifications, Figure 21.1 shows Block Diagram of PWM, and Table 21.2 lists I/O Ports.

Item	Specification
Resolution	8 bits
Count source	f1 divided by 2, 4, 8, or 16
PWM Cycle	$\frac{(2^8 - 1) \times (m + 1)}{fj}$ (Unit: s) m: PWMPREi register setting value fj: Count source frequency (Unit : Hz)
High-level pulse width	$\frac{(m+1) \times n}{fj}$ (Unit: s) m: PWMPREi register setting value n: PWMREGi register setting value fj: Count source frequency (Unit: Hz)
Selectable function	Select output pin: P4 or P9

Table 21.1 PWM Specifications

i = 0, 1




Figure 21.1 Block Diagram of PWM

#### Table 21.2 I/O Ports

Port	I/O	Function
PWM0	Output (1)	PWM output
PWM1	Culput	r www.output

Note:

1. Set the direction bit corresponding to selected pin to 1 (output mode)

### 21.2 Registers

#### Table 21.3 Registers

Address	Register	Symbol	Reset Value
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
0370h	PWM Control Register 0	PWMCON0	00h
0372h	PWM0 Prescaler	PWMPRE0	00h
0373h	PWM0 Register	PWMREG0	00h
0374h	PWM1 Prescaler	PWMPRE1	00h
	PWM1 Register	PWMREG1	00h
0376h	PWM Control Register 1	PWMCON1	00h

# 21.2.1 Peripheral Clock Stop Register (PCLKSTP1)

b6 b5 b4 b3 b2 b1 b0	Symbol PCLKSTI	Addre 21 0016h		-
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
	(b7)	No register bit. If necessary, undefined	set to 0. When read, the read value is	_

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCKSTP1 register is rewritten.

PCKSTP16 (PWM, multi-master I<sup>2</sup>C peripheral clock stop bit) (b6) Set the PCKSTP16 bit to 0 (f1 provide enabled) when using the PWM function.

# 21.2.2 PWM Control Register 0 (PWMCON0)

b6 b5 b4 b3 b2 b1 b0	Symbol PWMCOI	Addre: N0 0370h		r Reset 00h
	Bit Symbol	Bit Name	Function	RW
	- PWMSEL0 F	PWM0 output pin select bit	0: Output PWM0 signal from P9_3 1: Output PWM0 signal from P4_6	RW
	- PWMSEL1 F	PWM1 output pin select bit	0: Output PWM1 signal from P9_4 1: Output PWM1 signal from P4_7	RW
	F (b5-b2)	Reserved bits	Set to 0	RW
	- PWMCLK0		b7 b6 0 0: fi divided by 2	RW
	- PWMCLK1	PWM count source select bit	<ul><li>0 1: fi divided by 4</li><li>1 0: fi divided by 8</li><li>1 1: fi divided by 16</li></ul>	RW

Set bits PWMSELi and PWMCLKi (i = 0, 1) in the PWMCON0 register when the PWMENi bit in the PWMCON1 register is 0 (PWMi output disabled).


#### PWMSEL0 (PWM0 output pin select bit) (b0) PWMSEL1 (PWM1 output pin select bit) (b1)

This bit select a PWM output pin. See Table 21.4 "PWM Pin and Bit Setting".


### PWMCLK1-PWMCLK0 (PWM count source select bit) (b7-b6)

Bits PWMCLK1 and PWMCLK0 select a count source for PWMi prescaler. Prescalers PWM0 and PWM1 share the same count source.

# 21.2.3 PWMi Prescaler (PWMPREi) (i = 0, 1)



# 21.2.4 PWMi Register (PWMREGi) (i = 0, 1)



The PWMi register (i = 0, 1) sets the PWMi cycle (i = 0, 1) and high-level pulse width. The PWM cycle and high-level pulse width are given by:

PWM cycle =  $\frac{(2^8 - 1) \times (m + 1)}{fj}$  (Unit: s) High level pulse width =  $\frac{(m + 1) \times n}{fi}$  (Unit: s)

fj: PWM count source frequency (Unit: Hz)

m: PWMPREi register setting

n: PWMREGi register setting

The value written in the PWMPREi register is written to the PWMi prescaler prelatch. At the beginning of the next PWM cycle, the PWMi prescalser prelatch value is transferred to the PWMi prescaler latch and the PWMi prescaler, and then the associated PWMi waveform is output.


The value written in the PWMREGi register is written to the PWMi register prelatch. At the beginning of the next PWM cycle, the PWMi register prelatch value is transferred to the PWMi register latch and the PWMi register, and then the associated PWMi waveform is output.

When rewriting the PWMPREi and PWMREGi register values while the PWMENi bit in the PWMCON1 register is 0 (PWMi output disabled), after the PWMENi bit is set to 1 (PWMi output enabled), the values prior to being rewritten are reflected in the first cycle of PWM output.

Refer 21.3.2 "Operation Example" for output waveforms and transfer timings.

When reading the PWMPREi register while the PWMENi bit is 0 (PWMi output disabled), the PWMi prescaler prelatch value is read. Also, when reading the PWMREGi register, the PWMi register latch value is read (See Figure 21.1 "Block Diagram of PWM"). When reading registers PWMPREi and PWMREGi while the PWMENi bit is 1 (PWMi output enabled), the undefined value is read.

# 21.2.5 PWM Control Register 1 (PWMCON1)



### PWMEN0 (PWM0 output enable bit) (b0)

PWMEN1 (PWM1 output enable bit) (b1)

The PWMEN1 bit is used to start PWM output. See Table 21.4 "PWM Pin and Bit Setting" for details.

### PWMPORT0 (PWM0 port switch bit) (b2) PWMPORT1 (PWM1 port switch bit) (b3)

A PWM output pin can be selected. See Table 21.4 "PWM Pin and Bit Setting" for details.

Table 21.4	PWM Pin and	Bit Setting
------------	-------------	-------------

Bit Setting		Pin Function or State				
PWMCON0 register	PWMCON	11 register	Fin Function of State			
PWMSELi bit	PWMPORTi bit	PWMENi bit	P9_3	P9_4	P4_6	P4_7
	0	0 or 1		oin for other Il function		
0	1 (1)	0	PWMi output level maintained <sup>(2)</sup> PWMi pulse output		I/O port or pin for other peripheral function	
		1				
	0	0 or 1	1/O port or r	in for other	I/O port or pin for other peripheral function	
1	1 (1)	0	I/O port or pin for other peripheral function		PWMi output level maintained <sup>(2)</sup>	
		1			PWMi pulse output	

i = 0, 1 Notes:

- 1. Set the direction bit corresponding to the selected pin to 1 (output mode).
- 2. Even if the PWMENi bit is set from 1 to 0 during PWMi output, the PWMi output remains unchanged. The PWM output signal is low immediately after the MCU is reset.

### 21.3 Operations

### 21.3.1 Setting Procedure

Follow the procedures below to set individual registers in order to start PWMi (i = 0, 1) output. (all SFRs are assumed to be reset. Refer the register descriptions to access registers or bits.)


- (1) Write output data of the port corresponding to the pin for PWMi output to the P9 or P4 register. Then, set the direction bit for the corresponding port to 1 (output mode).
- (2) Set the PWMSELi bit in the PWMCON0 register to select a pin for PWMi output. Set the PWMCLKi bit to select the count source.
- (3) Set registers PWMPREi and PWMREGi to set the PWM cycle and high-level pulse width.
- (4) Set the PWMPORTi bit in the PWMCON1 register to 1 (PWMi function) and the PWMENi bit to 1 (PWM output enabled).


### 21.3.2 Operation Example

The values written to registers PWMPREi and PWMREGi during PWMi (i = 0, 1) output is not reflected until the next cycle of PWMi output begins.

The PWM output signal is low immediately after the MCU is reset. Then the associated waveform output starts.

The PWMi output level remains unchanged even if the PWMENi bit in the PWMCON1 register is changed from 1 (PWMi output enabled) to 0 (PWMi output disabled) during PWMi output. Registers PWMPREi and PWMREGi maintain the value before the PWMi output is disabled. When setting the PWMENi bit to 1 after registers PWMPREi and PWMREGi are rewritten during PWMi output disabled, the values of registers PWMPREi and PWMREGi prior to the change are reflected for the first cycle of PWM output. The rewritten register values are reflected in the following PWMi cycle. Figure 21.2 to Figure 21.4 shows PWMi output examples.









Figure 21.3 PWMi Output Example (Duty 0%, Duty 100%)



# 22. Remote Control Signal Receiver

#### Note

The 80-pin package does not have the PMC1 pin. Use the PMC0 pin for external pulse input.

#### 22.1 Introduction

The remote control signal receiver has two circuits for checking the width and period of an of external pulse.

Table 22.1 lists Remote Control Receiver Specifications, Figure 22.1 to Figure 22.3 show remote control signal receiver block diagrams, and Table 22.2 lists the I/O Ports.

Table 22.1	<b>Remote Control Receiver Specifications</b>
------------	---

ltem		Content		
	llem	PMC0 circuit	PMC1 circuit	
		One of the following:	One of the following:	
		• fC	•fC	
Count sources	Clock sources	•f1	•f1	
Count sources		<ul> <li>Timer B2 underflow</li> </ul>	<ul> <li>Timer B1 underflow</li> </ul>	
		<ul> <li>Count source of PMC1</li> </ul>	<ul> <li>Timer B2 underflow</li> </ul>	
	Division	No division, divided-by-8, divided-by-32, or divided-by-64		
Count operation		Increment		
		Pattern match mode		
Operation modes		Determines that external pulse	e matches specified pattern	
operation modes		Input capture mode		
		Measures width and period of external pulse		
		• Header		
	Detect patterns	• Data 0		
		• Data 1		
		Special data		
	Receive buffer	6 bytes (48 bits)	None	
Pattern match mode	Interrupt request generation timing	<ul> <li>Receive error</li> <li>Completion of data reception</li> <li>Header match</li> <li>Data 0/1 match</li> <li>Special data match</li> <li>Receive buffer full</li> <li>Compare match</li> </ul>		
	Selectable functions	<ul><li>Input signal inversion</li><li>Digital filter</li></ul>		

Item		Content		
		PMC0 circuit PMC1 circuit		
		Pulse period (between rising edge and rising edge)		
	Measurement items	<ul> <li>Pulse period (between falling edge and falling edge)</li> </ul>		
		Pulse width		
	Interrupt request	Timer measurement		
Input capture mode	generation timing	Counter overflow		
mode		<ul> <li>Input signal inversion</li> </ul>		
	Selectable functions	Digital filter		
	Seleciable Iulicions	• Individual count of PMC0 and PMC1 inputs or simultaneous		
		count of PMC0 and PMC1 inputs		




Figure 22.1 Remote Control Signal Receiver Block Diagram (1/3)




Figure 22.2 Remote Control Signal Receiver Block Diagram (2/3) (PMCi Input)




Figure 22.3 Remote Control Signal Receiver Block Diagram (3/3) (PMCi Count Source)

#### Table 22.2 I/O Ports

Pin Name	I/O	Function		
PMC0	Input (1)	External pulse input		
PMC1	Input (*)	External pulse input		

Note:

1. Set the port direction bits sharing pins to 0 (input mode).

### 22.2 Registers

### Table 22.3 Registers (PMC0 and PMC1 Circuits)

Address	Register	Symbol	Reset Value
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b

#### Table 22.4 Registers (PMC0 Circuit)

Address	Register	Symbol	Reset Value
01F0h	PMC0 Function Select Register 0	PMC0CON0	00h
01F1h	PMC0 Function Select Register 1	PMC0CON1	00XX 0000b
01F2h	PMC0 Function Select Register 2	PMC0CON2	0000 00X0b
01F3h	PMC0 Function Select Register 3	PMC0CON3	00h
01F4h	PMC0 Status Register	PMC0STS	00h
01F5h	PMC0 Interrupt Source Select Register	PMC0INT	00h
01F6h	PMC0 Compare Control Register	PMC0CPC	XXX0 X000b
01F7h	PMC0 Compare Data Register	PMC0CPD	00h
D080h	DMC0 Header Dettern Set Degister (Min)	PMC0HDPMIN	0000 0000b
D081h	PMC0 Header Pattern Set Register (Min)	PIVICUNDPIVIIN	XXXX X000b
D082h	DMC0 Header Dettern Set Register (Max)	PMC0HDPMAX	0000 0000b
D083h	PMC0 Header Pattern Set Register (Max)	FINICURDFINIAA	XXXX X000b
D084h	PMC0 Data 0 Pattern Set Register (Min)	PMC0D0PMIN	0000 0000b
D085h	PMC0 Data 0 Pattern Set Register (Max)	PMC0D0PMAX	00h
D086h	PMC0 Data 1 Pattern Set Register (Min)	PMC0D1PMIN	0000 0000b
D087h	PMC0 Data 1 Pattern Set Register (Max)	PMC0D1PMAX	00h
D088h	– PMC0 Measurements Register	PMC0TIM	00h
D089h	- FMC0 Measurements Register	FINCUTIM	00h
D08Ah	– PMC0 Counter Value Register	PMC0BC	00h
D08Bh		FINICODC	00h
D08Ch	PMC0 Receive Data Store Register 0	PMC0DAT0	00h
D08Dh	PMC0 Receive Data Store Register 1	PMC0DAT1	00h
D08Eh	PMC0 Receive Data Store Register 2	PMC0DAT2	00h
D08Fh	PMC0 Receive Data Store Register 3	PMC0DAT3	00h
D090h	PMC0 Receive Data Store Register 4	PMC0DAT4	00h
D091h	PMC0 Receive Data Store Register 5	PMC0DAT5	00h
D092h	PMC0 Receive Bit Count Register	PMC0RBIT	XX00 0000b

	,		
Address	Register	Symbol	Reset Value
01F8h	PMC1 Function Select Register 0	PMC1CON0	XXX0 X000b
01F9h	PMC1 Function Select Register 1	PMC1CON1	XXXX 0X00b
01FAh	PMC1 Function Select Register 2	PMC1CON2	0000 00X0b
01FBh	PMC1 Function Select Register 3	PMC1CON3	00h
01FCh	PMC1 Status Register	PMC1STS	X000 X00Xb
01FDh	PMC1 Interrupt Source Select Register	PMC1INT	X000 X00Xb
D094h	PMC1 Header Pattern Set Register (Min)	PMC1HDPMIN	0000 0000b
D095h			XXXX X000b
D096h	PMC1 Header Pattern Set Register (Max)	PMC1HDPMAX	0000 0000b
D097h		FINICITUEINIAA	XXXX X000b
D098h	PMC1 Data 0 Pattern Set Register (Min)	PMC1D0PMIN	00h
D099h	PMC1 Data 0 Pattern Set Register (Max)	PMC1D0PMAX	00h
D09Ah	PMC1 Data 1 Pattern Set Register (Min)	PMC1D1PMIN	00h
D09Bh	PMC1 Data 1 Pattern Set Register (Max)	PMC1D1PMAX	00h
D09Ch			00h
D09Dh	PMC1 Measurements Register	PMC1TIM	00h
D09Eh	PMC1 Counter Value Register	PMC1BC	00h
D09Fh		F IVIC I DC	00h

### Table 22.5 Registers (PMC1 Circuit)

# 22.2.1 Peripheral Clock Stop Register (PCLKSTP1)


b6 b5 b4 b3 b2 b1 b0	Symbol PCLKSTI	Addre P1 0016h		
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
	(b7)	No register bit. If necessary, undefined	set to 0. When read, the read value is	· _

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCKSTP1 register is rewritten.

### PCKSTP13 (Remote control peripheral clock stop bit) (b3)

Set the PCKSTP13 bit to 0 (f1 provide enabled) when using the f1 as the clock source.

# 22.2.2 PMCi Function Select Register 0 (PMCiCON0) (i = 0, 1)



EN (PMCi operation enable bit) (b0)

The EN bit is used to control start/stop of PMCi operation. Confirm that the operation has started or stopped by the ENFLG bit in the PMCiCON2 register.

### EHOLD (Error flag hold bit) (b3)

When a receive error occurs, the period when the REFLG bit in the PMC0STS register holds 1 (receive error) can be selected. Refer to "REFLG (Receive error flag) (b1)" in 22.2.6 "PMCi Status Register (PMCiSTS) (i = 0, 1)" for details.

### HDEN (Header pattern enable bit) (b4)

When the HDEN bit is set to 1 (header enabled), the following occur when detecting data 0, data 1, or special data before detecting the header:

- The REFLG bit in the PMCiSTS register becomes 1 (error occurs)
- Bits PTD0FLG, PTD1FLG, and SDFLG in the PMCiSTS register remain unchanged.
- Registers PMC0DAT0 to PMC0DAT5 are not rewritten.


#### DRINT1-DRINT0 (Receive interrupt control bit) (b7-b6)

A condition for generating a data reception complete interrupt request can be selected.

Set the DRINT bit in the PMC0INT register to 1 (reception complete interrupt enabled) after setting bits DRINT1 to DRINT0.

When setting the DRINT1 bit to 1, set the EHOLD bit in the PMC0CON0 register to 1 (hold the REFLG bit state after next data received).

# 22.2.3 PMCi Function Select Register 1 (PMCiCON1) (i = 0, 1)




EXSDEN (Special pattern detect block select bit) (b6) EXHDEN (Header pattern detect block select bit) (b7)

Use these bits when PMC0 and PMC1 are linked and operated in pattern match mode. Otherwise, set them to 0.

Set bits EXHDEN to EXSDEN to 01b or 10b when setting the HDEN bit in the PMC0CON0 register to 1 (header enabled) and SDEN bit to 1 (special data pattern enabled).

# 22.2.4 PMCi Function Select Register 2 (PMCiCON2) (i = 0, 1)



### CEFLG (Counter overflow flag) (b4)

Condition to become 0:

• The EN bit in the PMCiCON0 register is 0 (PMCi operation stops)

• Measurement timing selected by bits TYP1 to TYP0 in the PMCiCON1 register


Condition to become 1:

• Counter overflow (the counter becomes 0000h from FFFh)

#### PSEL1-PSEL0 (Input pin select bit) (b7-b6)

Change these bits when the EN bit in the PMCiCON0 register and the ENFLG bit in the PMCiCON2 register are both 0 (PMCi stops).


# 22.2.5 PMCi Function Select Register 3 (PMCiCON3) (i = 0, 1)



CDIV1-CDIV0 (Clock source divisor select bit) (b7-b6)

When bits CSRC1 to CSRC0 in the PMC0CON3 register are set to 00b (same as PMC1), set bits CDIV1 to CDIV0 in the PMC0CON3 register to 00b (no division).

# 22.2.6 PMCi Status Register (PMCiSTS) (i = 0, 1)



## CPFLG (Compare match flag) (b0)

This bit is enabled when the CPEN bit in the PMC0CPC register is set to 1 (compare enabled). Conditions to become 0:

- When the DRFLG bit in the PMC0STS register changes from 0 to 1 (next frame reception starts).
- When the 48th bit is received after the CPFLG bit becomes 1, and then (the DRFLG bit remains 1 (receiving)) no compare match occurs after receiving bit n (n = value set by bits CPN2 to CPN0 in the PMC0CPC register)

Condition to become 1:

• The PMC0CPD register matches the PMC0DAT0 register (when the setting value of bits CPN2 to CPN0 in the PMC0CPC register is n, bits n to 0 in the PMC0CPD register matches bits n to 0 in the PMC0DAT0 register).

### REFLG (Receive error flag) (b1)

The REFLG bit is a flag indicating receive error. Conditions for changing the REFLG bit are affected by the HDEN bit in the PMCiCON0 register and bits EHOLD and SDEN in the PMC0CON0 register. Table 22.6 lists Conditions for Changing the REFLG Bit.

Bit Set	ting <sup>(1)</sup>	Conditions for Changing the REFLG Bit	Conditions for Changing the REFLG bit	
EHOLD	HDEN	to 1 <sup>(2)</sup>	to 0 <sup>(2, 3)</sup>	
0	0	Input signal width is neither data 0 nor data 1 (special data)	Receive data 0 or data 1 (or special data)	
0	1	<ul> <li>Input signal width is not the header, data 0, or data 1 (special data)</li> <li>Detect data 0 or data 1 (or special data) prior to header</li> </ul>	<ul> <li>Receive header</li> <li>Receive header prior to data 0 or data 1 (or special data)</li> </ul>	
1	0	Input signal width is neither data 0 nor data 1 (special data)	-	
1	1	<ul> <li>Input signal width is not the header, data 0, or data 1 (special data)</li> <li>Detect data 0 or data 1 (or special data) prior to header</li> </ul>	Receive header	

EHOLD: Bit in the PMC0CON0 register

HDEN: Bit in the PMCiCON0 register (i = 0, 1)

Notes:

- 1. Refer to EHOLD = 0 when operating PMC1 individually.
- 2. Special data is added to the conditions when the SDEN bit in the PMC0CON0 register is 1 (special data pattern enabled)
- 3. The REFLG bit becomes 0 regardless of bits HEDN and EHOLD under the following conditions:
  •EN bit in the PMCiCON0 register is 0 (PMCi stops)

•The DRFLG bit in the PMCiSTS register changes from 0 to 1 (next frame reception starts)

## DRFLG (Data receiving flag) (b2)

The DRFLG bit indicates the receiving state of the remote control signal. Condition to become 0:

• The counter value is larger than values of registers PMCiHDPMAX, PMCiD0PMAX, and PMCiD1PMAX (if the counter value is larger than these register values, this bit becomes 0 after waiting for 1 to 2 cycles of the count source).

Conditions to become 1:

It depends on bits TYP1 to TYP0 in the PMCiCON1 register (receive mode select).

• When bits TYP1 to TYP0 are 00b (pulse period measurement) or 01b (high level width measurement):

rising edge of the PMCi internal input signal

• When bits TYP1 to TYP0 are 10b (pulse width measurement): rising edge and falling edge of the PMCi internal input signal

#### BFULFLG (Receive buffer full flag) (b3)

Condition to become 0:

• The value of the PMC0RBIT register changes from 48 to 1.

Condition to become 1:

• The value of the PMC0RBIT register is 48.

PTHDFLG (Header pattern match flag) (b4),

PTD0FLG (Data 0 pattern match flag) (b5),

PTD1FLG (Data 1 pattern match flag) (b6),

SDFLG (Special pattern match flag) (b7)

Conditions to become 0:

- The EN in the PMCiCON0 register bit is 0 (PMCi stops)
- The DRFLG bit in the PMCiSTS register changes from 0 to 1 (next frame reception starts)
- See Table 22.7 "Measurements and Flag".

Condition to become 1:

• See Table 22.7 "Measurements and Flag".

#### Table 22.7 Measurements and Flag

Value (Measurements) of the PMCiTIM Register	Flag				
	PTHDFLG	PTD0FLG	PTD1FLG	SDFLG	
Between PMCiHDPMIN and PMCiHDPMAX	1	0	0	0	
(header measurement in PMCi)	1	0	0	0	
Between PMCiD0PMIN and PMCiD0PMAX	0	1 (1)	0	0	
Between PMCiD1PMIN and PMCiD1PMAX	0	0	1 (1)	0	
Between PMCiHDPMIN and PMCiHDPMAX	0	0	0	1 (1)	
(special data measurement in PMCi)	0	0	0	1 (.)	
Other than those above	0	0	0	0	


Note:

1. When the HDEN bit in the PMCiCON0 register is 1(header enabled), PTD0FLG, PTD1FLG, and SDFLG remain unchanged until header is detected.

# 22.2.7 PMCi Interrupt Source Register (PMCiINT) (i = 0, 1)

7 b6 b5 b4 b3 b2 b1 b0	Symbol PMC0INT	Address 01F5h	Aft	er Reset 00h
	Bit Symbol	Bit Name	Function	RW
	CPINT	Compare match flag interrupt enable bit	0: Disabled 1: Enabled	RW
	REINT	Receive error flag interrupt enable bit	0: Disabled 1: Enabled	RW
· · · · · · · · · · · · · · · · · · ·	DRINT	Data reception complete interrupt enable bit	0: Disabled 1: Enabled	RW
	BFULINT	Receive buffer full flag interrupt enable bit	0: Disabled 1: Enabled	RW
	PTHDINT	Header match flag interrupt enable bit	0: Disabled 1: Enabled	RW
· · · · · · · · · · · · · · · · · · ·	PTDINT	Data 0/1 match flag interrupt enable bit	0: Disabled 1: Enabled	RW
	TIMINT	Timer measure interrupt enable bit	0: Disabled 1: Enabled	RW
PMC1 Interrupt So	SDINT	Special data match flag interrupt enable bit	0: Disabled 1: Enabled	RW
		interrupt enable bit	1: Enabled	RW er Reset 0 X00Xb
PMC1 Interrupt So	ource Regi	interrupt enable bit ster Address	1: Enabled	
	Symbol PMC1INT	interrupt enable bit Ster Address 01FDh Bit Name	1: Enabled Aft X00	er Reset 0 X00Xb
	DUICE Regi Symbol PMC1INT Bit Symbol	interrupt enable bit Ster Address 01FDh Bit Name	1: Enabled Aft X00 Function	er Reset 0 X00Xb
	Durce Regi Symbol PMC1INT Bit Symbol — (b0)	interrupt enable bit Ster Address 01FDh Bit Name No register bit. If necessary, Receive error flag interrupt	1: Enabled Aft X00 Function set to 0. Read as undefined value. 0: Disabled	er Reset 10 X00Xb RW  RW
	DUICE Regis Symbol PMC1INT Bit Symbol (b0) REINT	interrupt enable bit Ster Address 01FDh Bit Name No register bit. If necessary, Receive error flag interrupt enable bit Data reception complete interrupt enable bit	1: Enabled Aft X00 Function set to 0. Read as undefined value. 0: Disabled 1: Enabled 0: Disabled	er Reset 10 X00Xb
	DUICE Regis Symbol PMC1INT Bit Symbol — (b0) REINT DRINT —	interrupt enable bit Ster Address 01FDh Bit Name No register bit. If necessary, Receive error flag interrupt enable bit Data reception complete interrupt enable bit	1: Enabled Aft X00 Function set to 0. Read as undefined value. 0: Disabled 1: Enabled 0: Disabled 1: Enabled	er Reset 10 X00Xb RW  RW
	Durce Regis Symbol PMC1INT Bit Symbol (b0) REINT DRINT (b3)	interrupt enable bit         Ster         Address 01FDh         Bit Name         No register bit. If necessary,         Receive error flag interrupt enable bit         Data reception complete interrupt enable bit         No register bit. If necessary,         Header match flag interrupt	1: Enabled Aft X00 Function set to 0. Read as undefined value. 0: Disabled 1: Enabled 0: Disabled 1: Enabled set to 0. Read as undefined value. 0: Disabled	er Reset 0 X00Xb RW  RW RW

## 22.2.8 PMCi Header Pattern Set Register (MIN) (PMCiHDPMIN) (i = 0, 1) PMCi Header Pattern Set Register (MAX) (PMCiHDPMAX) (i = 0, 1)



Set the minimum width of header or special data pattern to the PMCiHDPMIN register and the maximum width to the PMCiHDPMAX register.


Setting value n =	Minimum width (maximum width) of header or special data pattern
	Count source

Set different values from data 0 or data 1 to these registers.

Set the following: PMCiHDPMIN register value < PMCiHDPMAX register value.

When not using a header or special data detection, set registers PMCiHDPMIN and PMCiHDPMAX to 0000h.

## 22.2.9 PMCi Data 0 Pattern Set Register (MIN) (PMCiD0PMIN) (i = 0, 1) PMCi Data 0 Pattern Set Register (MAX) (PMCiD0PMAX) (i = 0, 1) PMCi Data 1 Pattern Set Register (MIN) (PMCiD1PMIN) (i = 0, 1) PMCi Data 1 Pattern Set Register (MAX) (PMCiD1PMAX) (i = 0, 1)




Set the minimum width of the data 0 pattern to the PMCiD0PMIN register and the maximum width to the PMCiD0PMAX register. Also set the minimum width of the data 1 pattern to the PMCiD1PMIN register and the maximum width to the PMCiD1PMAX register.


Setting value n = <u>minimum width (maximum width) of data 0/1 pattern</u> count source

Data 0, data 1, and header or special data pattern must be different values. Set the following: PMCiD0PMIN register value < PMCiD0PMAX register value, and PMCiD1PMIN < PMCiD1PMAX. When not detecting data 0, set registers PMCiD0PMIN and PMCiD0PMAX to 00h. When not detecting data 1, set registers PMCiD1PMIN and PMCiD1PMAX to 00h.


## 22.2.10 PMCi Measurements Register (PMCiTIM) (i = 0, 1)



## 22.2.11 PMCi Counter Value Register (PMCiBC) (i = 0, 1)




## 22.2.12 PMC0 Receive Bit Count Register (PMC0RBIT)



The bit position of the storing buffer is specified by counting detected data 0/1.

When the receive bit count exceeds 48, it returns 1. The header and special data are not counted. When the DRFLG bit in the PMC0STS register changes from 0 to 1, the PMC0RBIT register becomes 0.

## 22.2.13 PMC0 Receive Data Store Register i (PMC0DATi) (i = 0 to 5)



When detecting data 0 or data 1, the result is stored bit by bit according to the PMC0RBIT register. The data is stored to the PMC0DATi register starting from the bit 0 in the PMC0DAT0 register. Table 22.8 lists Order of Storing Data.


When the data exceeds 48 bits, the PMC0DATi register is sequentially overwritten from the first bit in the PMC0DAT0 register. Also, after the DRFLG bit in the PMCiSTS register changes from 0 to 1 (next frame reception starts), the PMC0DATi register is sequentially overwritten from the first bit in the PMC0DAT0 register.

The header and special data are not stored.

Register	b7	b6	b5	b4	b3	b2	b1	b0
PMC0DAT0	8	7	6	5	4	3	2	1
PMC0DAT1	16	15	14	13	12	11	10	9
PMC0DAT2	24	23	22	21	20	19	18	17
PMC0DAT3	32	31	30	29	28	27	26	25
PMC0DAT4	40	39	38	37	36	35	34	33
PMC0DAT5	48	47	46	45	44	43	42	41

#### Table 22.8 Order of Storing Data

# 22.2.14 PMC0 Compare Control Register (PMC0CPC)



## CPN2-CPN0 (Compare bit specified bit) (b2-b0)

These bits are enabled when the CPEN bit is 1 (compare enabled).

- When the setting value of bits CPN2 to CPN0 is n, bits n to 0 are compared.
- e.g.1 Setting value = 0
  - Bit 0 in the PMC0CPD register and bit 0 in the PMC0DAT0 register are compared.
- e.g.2 Setting value = 7


Bits 7 to 0 in the PMC0CPD register and bits 7 to 0 in the PMC0DAT0 register are compared.

## CPEN (Compare enable bit) (b4)

When the CPEN bit is 1 (compare enabled), values from registers PMC0CPD and PMC0DAT0 are compared.

When the values match, the CPFLG bit in the PMC0STS register becomes 1 (compare match).

## 22.2.15 PMC0 Compare Data Register (PMC0CPD)



This register is enabled when the CPEN bit in the PMC0CPC register is 1 (compare enabled). Bits to be compared are selected by bits CPN2 to CPN0 in the PMC0CPC register.

## 22.3 Operations

#### 22.3.1 Common Operations in Multiple Modes

#### 22.3.1.1 Count Source

The clock source and divisor of the count source can be selected by bits CSRC1 to CSRC0 and bits CDIV1 to CDIV0 in the PMCiCON3 register (see Figure 22.3 "Remote Control Signal Receiver Block Diagram (3/3) (PMCi Count Source)").

When using fC, set the PM25 bit in the PM2 register to 1 (peripheral clock fC provided). Refer to 8. "Clock Generator" for details of fC.

When using timer B1 or B2 underflow, one cycle of the count source consists of one timer B1 or B2 underflow cycles. Use the timer B1 or B2 in timer mode. Refer to 18. "Timer B" for details.

To use the same count source in PMC0 and PMC1, set bits CSRC1 to CSRC0 in the PMC0CON3 register to 00b (same count source as PMC1), and bits CDIV1 to CDIV0 in the PMC0CON3 register to 00b (no division).

#### 22.3.1.2 PMCi Input

The options below can be selected in PMCi input (see Figure 22.2 "Remote Control Signal Receiver Block Diagram (2/3) (PMCi Input)").

Input pin

- Input polarity
- Digital filter

A pin to which the PMCi signal is input is selected by bits PSEL1 to PSEL0 in the PMCiCON2 register.

To process the signal input to the PMC0 pin in the PMC1 circuit, or to process the signal input to the PMC1 pin in the PMC0 circuit, use the same count source in PMC0 and PMC1.

(Refer to 22.3.1.1 "Count Source").

Input polarity of the PMCi pin can be inverted. Whether to invert or not can be selected by the SINV bit in the PMCiCON0 register.

If the signal input to the PMCi pin holds the same level during four sequential cycles when the FIL bit in the PMCiCON0 register is 1 (digital filter enabled), that level is transferred to the internal circuit. The sampling clock of the digital filter is the count source.

Input to the PMCi pin is transferred to the internal circuit in synchronization with the count source. Internal processing causes a delay. Figure 22.4 shows PMCi Input Delay.




Figure 22.4 PMCi Input Delay

## 22.3.2 Pattern Match Mode (PMC0 and PMC1 Operate Individually)

Pattern match mode determines whether an external pulse matches a specified pattern. The header, data 0, and data 1 patterns can be measured in PMC0 and PMC1 separately.

Item		Contents			
		PMC0 Circuit	PMC1 Circuit		
		One of the following:	One of the following:		
	Clock	• fC	• fC		
Count	sources	•f1	•f1		
sources	Sources	<ul> <li>Timer B2 underflow</li> </ul>	<ul> <li>Timer B1 underflow</li> </ul>		
		<ul> <li>Count source of PMC1</li> </ul>	<ul> <li>Timer B2 underflow</li> </ul>		
	Division	No division, divided-by-8, divided-by-3	32, or divided-by-64		
Count operation	on	Increment			
		<ul> <li>Header or special data</li> </ul>	• Header		
Detect pattern	s	• Data 0	• Data 0		
		Data 1	Data 1		
Receive buffer		6 bytes (48 bits)	None		
		Receive error			
		<ul> <li>Completion of data reception</li> </ul>	Receive error		
Interrupt reque	at apparation	<ul> <li>Header match</li> </ul>	Completion of data reception		
Interrupt reque timing	sigeneration	Data 0/1 match	Header match		
unnig		<ul> <li>Special data match</li> </ul>	Data 0/1 match		
		<ul> <li>Receive buffer full</li> </ul>			
		Compare match			
Selectable fun	ctions	<ul> <li>Input signal inversion</li> </ul>			
		• Digital filter			

 Table 22.9
 Pattern Match Mode Specifications (Individual Operation)

Pogiator	Bit	Function		
Register	DIL	PMC0	PMC1	
	EN	Set to 1.	Set to 1.	
	SINV	Select input signal polarity.	Select input signal polarity.	
	FIL	Select filter enabled or	Select filter enabled or	
	11	disabled.	disabled.	
	EHOLD	Select receive error holding	_	
PMCiCON0		period.		
	HDEN	Select header enabled or	Select header enabled or	
		disabled.	disabled.	
	SDEN	Select special data enabled or	-	
		disabled.		
	DRINT0	Select receive interrupt	-	
	DRINT1	generating condition.		
	TYP0	Select measuring object.	Select measuring object.	
<b>DMO:OON</b>	TYP1			
PMCiCON1	CSS	Set to 0.	-	
	EXSDEN	Set to 0.	-	
	EXHDEN	Set to 0.	-	
	ENFLG	Flag indicating PMC0	Flag indicating PMC1	
		operated/stopped.	operated/stopped.	
<b>D</b> MO:00N0	INFLG	Input signal flag	Input signal flag	
PMCiCON2	CEFLG	Not used.	Not used.	
		Set to 0.	Set to 0.	
	PSEL0	Set to 01b.	Select input pin.	
	PSEL1 CRE	Set to 0.		
	CRE	Set to 0.	Set to 0. Set to 0.	
	CFR	Set to 0.	Set to 0.	
	PD	Set to 0.		
PMCiCON3	CSRC0		Set to 0.	
	CSRC0 CSRC1	Select clock source	Select clock source	
	CDIV0			
	CDIV0	Select count source divisor.	Select count source divisor.	
	CPFLG	Compare match flag	_	
	REFLG	Receive error flag	Receive error flag	
	DRFLG	Data receiving flag	Data receiving flag	
	BFULFLG	Receive buffer full flag		
PMCiSTS	PTHDFLG	Header pattern match flag	Header pattern match flag	
	PTD0FLG	Data 0 pattern match flag	Data 0 pattern match flag	
	PTD1FLG	Data 1 pattern match flag	Data 1 pattern match flag	
	SDFLG	Special pattern match flag	-	
i-0 1	JUFLO	opecial pattern match hay	-	

#### Table 22.10 Registers and Setting Values in Pattern Match Mode (Individual Operation) (1/2) <sup>(1)</sup>

i = 0, 1

-: Unimplemented bits in PMC1

Note:

Pogistor	Bit	Function		
Register Bit		PMC0	PMC1	
	CPINT	Set to 1 when using compare match flag interrupt.	-	
	REINT	Set to 1 when using receive error flag interrupt.	Set to 1 when using receive error flag interrupt.	
	DRINT	Set to 1 when using data reception complete interrupt.	Set to 1 when using data reception complete interrupt.	
PMCiINT	BFULINT	Set to 1 when using receive buffer full flag interrupt.	-	
PINCIINT	PTHDINT	Set to 1 when using header match flag interrupt.	Set to 1 when using header match flag interrupt.	
	PTDINT	Set to 1 when using data 0/1 match flag interrupt.	Set to 1 when using data 0/1 match flag interrupt.	
	TIMINT	Set to 1 when using timer measure interrupt.	Set to 1 when using timer measure interrupt.	
	SDINT	Set to 1 when using special data match flag interrupt.	-	
	CPN0	Select bits to be compared		
	CPN1	when using compare function.	-	
PMC0CPC	CPN2			
	CPEN	Set to 1 when using compare function.	-	
PMC0CPD	0 to 7	Set compare value when using compare function.	-	
PMCiHDPMIN	0 to 10	Set minimum value of header pattern.	Set minimum value of header pattern.	
PMCiHDPMAX	0 to 10	Set maximum value of header pattern.	Set maximum value of header pattern.	
PMCiD0PMIN	0 to 7	Set minimum value of data 0 pattern.	Set minimum value of data 0 pattern.	
PMCiD0PMAX	0 to 7	Set maximum value of data 0 pattern.	Set maximum value of data 0 pattern.	
PMCiD1PMIN	0 to 7	Set minimum value of data 1 pattern.	Set minimum value of data 1 pattern.	
PMCiD1PMAX	0 to 7	Set maximum value of data 1 pattern.	Set maximum value of data 1 pattern.	
PMCiTIM	0 to 15	Measured value of pulse period or width can be read.	Measured value of pulse period or width can be read.	
PMCiBC	0 to 15	Counter value can be read.	Counter value can be read.	
PMC0DAT0 to PMC0DAT5	0 to 7	Received data can be read.	-	
PMC0RBIT	0 to 5	Received bit count can be read.	-	

#### Table 22.11 Registers and Setting Values in Pattern Match Mode (Individual Operation) (2/2) <sup>(1)</sup>

i = 0, 1

-: Unimplemented bit in PMC1

Note:




Figure 22.5 **Operations in Pattern Match Mode** 




Figure 22.6 Flag Operation Example

## 22.3.2.1 Header Detection (PMC0, PMC1)

When the HDEN bit in the PMCiCON0 register is 1 (header enabled), the following occur by detecting data 0, data 1, or special data prior to the header:

- The REFLG bit in the PMCiSTS register becomes 1 (error occurs).
- Bits PTD0FLG, PTD1FLG, and SDFLG in the PMCiSTS register remain unchanged.
- Registers PMC0DAT0 to PMC0DAT5 remain unchanged.

When detecting the header in PMC0, set the SDEN bit in the PMC0CON0 register to 0 (special data disabled).

### 22.3.2.2 Special Data Detection (PMC0)

When the SDEN bit in the PMC0CON0 register is 1 (special data enabled), special data can be detected. When detecting special data, set the HDEN bit in the PMC0CON0 register to 0 (header disabled).

#### 22.3.2.3 Receive Data Buffer (PMC0)

There is a 6-byte (48-bit) buffer for storing received data. When the data exceeds 48 bits, the buffer is sequentially overwritten from the first bit. Refer to 22.2.13 "PMC0 Receive Data Store Register i (PMC0DATi) (i = 0 to 5)" and 22.2.12 "PMC0 Receive Bit Count Register (PMC0RBIT)".

## 22.3.2.4 Compare Function (PMC0)

Values for registers PMC0CPD and PMC0DAT0 are compared. As a result, it can be detected that the first 1 to 8 bits of the remote control signal are the specific values.

When using the compare function, set the following:

- Set the CPEN bit in the PMC0CPC register to 1 (compare enabled).
- Select bits to be compared by bits CPN2 to CPN0 in the PMC0CPC register (when setting value is n, bits n to 0 are compared. n: 0 to 7).
- Set the compare data in the PMC0CPD register.

When the contents which have been compared are matched, the CPFLG bit in the PMC0STS register becomes 1 (compare match).

PMC0 internal input signal	Data 0 Data 1 Data 1 I	Data 0 Data 1	Data 0
ENFLG bit in the PMC0CON2 register			
PMC0RBIT register			9
PMC0DAT0 register	0000 0000b 0000 0000b 0000 0010t Data 0 is Data 1 is stored in stored in bit 0 bit 1		s
PMC0DAT1 register	0000 0000b	I     	Data 1 is stored in bit 8
PMC0CPD register	XXXX X110b		
CPFLG bit in the PMC0STS register		Compare match	
• The CPEN • Bits CPN2	agram shows an instance in which the fo I bit in the PMC0CPC register is 1 (comp to CPN0 in the PMC0CPC register equ	pare enabled) al 2 (bits 2 to 0 are compared)	

Figure 22.7 Receive Buffer and Compare Function

## 22.3.3 Pattern Match Mode (Combined Operation of PMC0 and PMC1)

PMC0 and PMC1 are combined and one remote control signal can be received. In combined operation, data 0 and data 1 are detected in PMC1. Whether to detect the header and special data in PMC0 or PMC1 can be selected. Select count source and remote control signal input pins in PMC1.

	Table 22.12	Pattern Match Mode Spe	ecifications (Combined	Operation)
--	-------------	------------------------	------------------------	------------

ltem		Content			
	Item	PMC0 Circuit	PMC1 Circuit		
			One of the following:		
			• fC		
Count	Clock sources	Count source of PMC1	•f1		
sources			<ul> <li>Timer B1 underflow</li> </ul>		
Sources			<ul> <li>Timer B2 underflow</li> </ul>		
	Division	No division	No division, divided-by-8, divided-		
	DIVISION		by-32, or divided-by-64		
Count ope	ration	Increment			
		• Header	• Header		
Detect pat	torne	• Data 0			
	lenns	• Data 1			
		Special data	<ul> <li>Special data</li> </ul>		
Receive b	uffer	6 bytes (48 bits)	None		
		Receive error			
		Completion of data reception			
Interrupt re	august apporation	Header match			
timing	equest generation	Data 0/1 match	Not used		
uning		Special data match			
		Receive buffer full			
		Compare match			
Selectable	functions	Input signal inversion			
Selectable		• Digital filter			

Pogistor	Bit	Function		
Register	Dit	PMC0	PMC1	
	EN	Set to 1. Refer to 22.3.3.1	Set to 1. Refer to 22.3.3.1	
		"Setting Procedure".	"Setting Procedure".	
Register PMCiCON0 PMCiCON1 PMCiCON2 PMCiCON3 PMCiCON3	SINV	Set to 0.	Select input signal polarity.	
	FIL	Set to 0.	Select filter enabled/disabled.	
	EHOLD	Select receive error holding	_	
PMCiCON0	211025	period.		
	HDEN	Select header	Set to 1.	
		enabled/disabled.		
	SDEN	Select special data	-	
		enabled/disabled.		
	DRINT0	Select receive interrupt	-	
	DRINT1	generating condition.		
	TYP0 TYP1	Select measuring object.	Select measuring object.	
		Catta 0		
PIVICICONT	CSS EXSDEN	Set to 0. Select block in which header	-	
	EXSDEN		-	
	EXIDEN	and special pattern is detected. Flag indicating PMCi		
	ENFLG	operated/stopped.	Not used.	
	INFLG Input signal flag		Not used.	
PMCiCON2	CEFLG	Not used.	Not used.	
FINCICONZ	CEINT	Set to 0.	Set to 0.	
	PSEL0			
	PSEL1	Set to 00b.	Select input pin.	
	CRE	Set to 0.	Set to 0.	
	CFR	Set to 0.	Set to 0.	
	CST	Set to 0.	Set to 0.	
	PD	Set to 0.	Set to 0.	
PMCiCON3	CSRC0			
	CSRC1	Set to 00b.	Select clock source.	
	CDIV0			
	CDIV1	Set to 00b.	Select count source divisor.	
	CPFLG	Compare match flag	-	
	REFLG	Receive error flag	Not used	
	DRFLG	Data receiving flag	Not used	
DNOCTO	BFULFLG	Receive buffer full flag	-	
PMCISTS	PTHDFLG	Header pattern match flag	Not used	
	PTD0FLG	Data 0 pattern match flag	Not used	
	PTD1FLG	Data 1 pattern match flag	Not used	
	SDFLG	Special pattern match flag	-	

#### Table 22.13 Registers and Setting Values in Pattern Match Mode (Combined Operation) (1/2) <sup>(1)</sup>

i = 0, 1

-: Unimplemented bit in PMC1

Note:

Deviator	Dit	Function	
Register	Bit	PMC0	PMC1
	CPINT	Set to 1 when using compare match flag interrupt.	-
	REINT	Set to 1 when using receive error flag interrupt.	Set to 0.
	DRINT	Set to 1 when using data reception complete interrupt.	Set to 0.
DMOUNT	BFULINT	Set to 1 when using receive buffer full flag interrupt.	-
PMCiINT	PTHDINT	Set to 1 when using header match flag interrupt.	Set to 0.
	PTDINT	Set to 1 when using data 0/1 match flag interrupt.	Set to 0.
	TIMINT	Set to 1 when using timer measure interrupt.	Set to 0.
	SDINT	Set to 1 when using special data match flag interrupt.	-
	CPN0	Select hits to be compared	
	CPN1	Select bits to be compared when using compare function.	-
PMC0CPC	CPN2	when using compare function.	
	CPEN	Set to 1 when using compare function.	-
PMC0CPD	0 to 7	Set compare value when using compare function.	-
PMCiHDPMIN	0 to 10	Set minimum value of header pattern or special data pattern.	Set minimum value of header pattern or special data pattern.
PMCiHDPMAX	0 to 10	Set maximum value of header pattern or special data pattern.	Set maximum value of header pattern or special data pattern.
PMCiD0PMIN	0 to 7	Set minimum value of data 0 pattern.	Set to 00h.
PMCiD0PMAX	0 to 7	Set maximum value of data 0 pattern.	Set to 00h.
PMCiD1PMIN	0 to 7	Set minimum value of data 1 pattern.	Set to 00h.
PMCiD1PMAX	0 to 7	Set maximum value of data 1 pattern.	Set to 00h.
PMCiTIM	0 to 15	Measured value of pulse period or width can be read.	Not used.
PMCiBC	0 to 15	Counter value can be read.	Not used.
PMC0DAT0 to PMC0DAT5	0 to 7	Received data can be read.	-
PMC0RBIT	0 to 5	Received bit count can be read.	-

#### Table 22.14 Registers and Setting Values in Pattern Match Mode (Combined Operation) (2/2) <sup>(1)</sup>

i = 0, 1

-: Unimplemented bit in PMC1

Note:

#### 22.3.3.1 Setting Procedure

To start or stop counting, follow these steps:

- (1) Set the EN bit in the PMC0CON0 register to 1 (0 to stop).
- (2) Set the EN bit in the PMC1CON0 register to 1 (0 to stop).
- (3) Wait for two cycles of count source.
- (4) Confirm that the ENFLG bit in the PMC0CON2 register is 1 (0 to stop). (The ENFLG bit in the PMC1CON2 register is disabled)

## 22.3.3.2 Header and Special Data Detection

The header and special data can be detected. Table 22.15 lists Selection of Header and Special Data Detecting Block.

Detected Item		Bit Setting <sup>(1)</sup>			
PMC0	PMC1	PMC0CON0 register		PMC0CON1 register	
FINCO		HDEN bit	SDEN bit	EXHDEN bit	EXSDEN bit
-	Header	1	0	1	0
-	Special data	0	1	0	1
Header	Special data	1	1	0	1
Special data	Header	1	1	1	0

-: Neither header nor special data is detected

Note:

1. Only set the values listed in this table.

When the header is enabled, the following occur by detecting data 0, data 1, or special data prior to header:

- The REFLG bit in the PMC0STS register becomes 1 (error occurs).
- Bits PTD0FLG, PTD1FLG, and SDFLG in the PMC0STS register remain unchanged.
- Registers PMC0DAT0 to PMC0DAT5 remain unchanged.

### 22.3.3.3 Status Flag and Interrupt

When connecting PMC0 and PMC1, use flags and the interrupt control in PMC0. The object bits are as follows:

Each bit in the PMC0STS register

Each bit in the PMC0INT register

INFLG bit in the PMC0CON2 register

Even when detecting the header or special data in PMC1, the result including that data can be detected in the above registers.

## 22.3.3.4 Receive Data Buffer (PMC0)

There is a 6-byte (48-bit) buffer for storing received data. When the data exceeds 48 bits, the buffer is sequentially overwritten from the first bit. Refer to 22.2.13 "PMC0 Receive Data Store Register i (PMC0DATi) (i = 0 to 5)" and 22.2.12 "PMC0 Receive Bit Count Register (PMC0RBIT)".

## 22.3.3.5 Compare Function (PMC0)

Values from registers PMC0CPD and PMC0DAT0 are compared. Reception of 1- to 8-bit specific data can be detected.

When using the compare function, set the following:

- Set the CPEN bit in the PMC0CPC register to 1 (compare enabled).
- Select bits to be compared by bits CPN2 to CPN0 in the PMC0CPC register (when setting value is n, bits n to 0 are compared; n: 0 to 7).
- Set the compare data in the PMC0CPD register.

When the contents which have been compared are matched, the CPFLG bit in the PMC0STS register becomes 1 (compare match).

## 22.3.4 Input Capture Mode (Operating PMC0 and PMC1 Individually)

The input capture mode measures width or period of external pulse. PMC0 and PMC1 can be measured individually.

Item		Content		
		PMC0 Circuit	PMC1 Circuit	
		One of the following:	One of the following:	
		• fC	•fC	
Count	Clock sources	•f1	•f1	
sources		Timer B2 underflow	<ul> <li>Timer B1 underflow</li> </ul>	
		Count source of PMC1	<ul> <li>Timer B2 underflow</li> </ul>	
	Division	No division, divided-by-8, divided-by-32, or divided-by-64		
Count operation II		Increment		
		One of the following:		
Measureme	ant itoms	Pulse period (between rising edge and rising edge)		
Measureine		Pulse period (between falling edge and falling edge)		
		Pulse width (both high level and low level)		
Interrupt re	quest generation	Timer measurement		
timing		Counter overflow		
Salaatabla	functions	Input signal inversion		
Selectable	TUTICUOTIS	• Digital filter		

 Table 22.16
 Input Capture Mode Specifications (Individual Operation)

Register	Bit	Function		
Register	DIL	PMC0	PMC1	
	EN	Set to 1.	Set to 1.	
	SINV	Select input signal polarity.	Select input signal polarity.	
	FIL	Select filter enabled or disabled.	Select filter enabled or disabled.	
PMCiCON0	EHOLD	Set to 0.	-	
FINCICONU	HDEN	Set to 0.	Set to 0.	
	SDEN	Set to 0.	-	
	DRINT0	Set to 00b.	_	
	DRINT1	- Set 10 00b.	-	
	TYP0	Select measuring object	Salast massuring object	
	TYP1	Select measuring object.	Select measuring object.	
PMCiCON1	CSS	Set to 0.	-	
	EXSDEN	Set to 0.	-	
	EXHDEN	Set to 0.	-	
	ENFLG	Flag indicating PMC0	Flag indicating PMC1	
	ENFLG	operated/stopped.	operated/stopped.	
	INFLG	Input signal flag.	Input signal flag.	
PMCiCON2	CEFLG	Counter overflow flag.	Counter overflow flag.	
FINICICOINZ	CEINT	Set to 1 when using counter	Set to 1 when using counter	
	CEINT	overflow interrupt.	overflow interrupt.	
	PSEL0	Set to 01b.	Set to 10b.	
	PSEL1		Set to Tob.	
	CRE	Set to 1.	Set to 1.	
	CFR	Set to 1.	Set to 1.	
	CST	Set to 1.	Set to 1.	
PMCiCON3	PD	Set to 1.	Set to 1.	
	CSRC0	Select clock source.	Select clock source.	
	CSRC1			
	CDIV0	Select count source divisor.	Select count source divisor.	
	CDIV1			
	CPFLG	Not used (read as undefined value)	-	
	REFLG	Not used (read as undefined value)	Not used (read as undefined value)	
	DRFLG	Not used (read as undefined value)	Not used (read as undefined value)	
PMCiSTS	BFULFLG	Not used (read as undefined value)	-	
	PTHDFLG	Not used (read as undefined value)	Not used (read as undefined value)	
	PTD0FLG	Not used (read as undefined value)	Not used (read as undefined value)	
	PTD1FLG	Not used (read as undefined value)	Not used (read as undefined value)	
	SDFLG	Not used (read as undefined value)		

#### Table 22.17 Registers and Setting Values in Input Capture Mode (Individual Operation) (1/2) <sup>(1)</sup>

i = 0, 1

-: Unimplemented bits in PMC1

Note:


Degister	Bit	Function	
Register	DIL	PMC0	PMC1
	CPINT	Set to 0.	-
	REINT	Set to 0.	Set to 0.
	DRINT	Set to 0.	Set to 0.
	BFULINT	Set to 0.	-
PMCiINT	PTHDINT	Set to 0.	Set to 0.
	PTDINT	Set to 0.	Set to 0.
	TIMINT	Set to 1 when using timer	Set to 1 when using timer
		measure interrupt.	measure interrupt.
	SDINT	Set to 0.	-
	CPN0		
PMC0CPC	CPN1	Set to 000b.	-
	CPN2		
	CPEN	Set to 0.	-
PMC0CPD	0 to 7	Set to 00h.	-
PMCiHDPMIN	0 to 10	Set to 0000h.	Set to 0000h.
PMCiHDPMAX	0 to 10	Set to 0000h.	Set to 0000h.
PMCiD0PMIN	0 to 7	Set to 00h.	Set to 00h.
PMCiD0PMAX	0 to 7	Set to 00h.	Set to 00h.
PMCiD1PMIN	0 to 7	Set to 00h.	Set to 00h.
PMCiD1PMAX	0 to 7	Set to 00h.	Set to 00h.
PMCiTIM	0 to 15	Measured value of pulse period or width can be read.	Measured value of pulse period or width can be read.
PMCiBC	0 to 15	Counter value can be read.	Counter value can be read.
PMC0DAT0 to PMC0DAT5	0 to 7	Not used.	Not used.
PMC0RBIT	0 to 5	Not used.	Not used.

#### Table 22.18 Registers and Setting Values in Input Capture Mode (Individual Operation) (2/2) <sup>(1)</sup>

i = 0, 1

-: Unimplemented bit in PMC1

Note:



## 22.3.4.1 Count Operation

In input capture mode, the counter counts from 0000h to FFFFh, and then returns to 0000h to continue counting.

When the counter becomes 0000h after FFFFh, the CEFLG bit in the PMCiCON2 register becomes 1 (counter overflow) and holds 1 until the next measurement timing.

## 22.3.5 Input Capture Mode (Simultaneous Count Operation of PMC0 and PMC1)

PMC0 and PMC1 inputs can be measured simultaneously in input capture mode.

Table 22.19	Input Capture Mode Specifications (Simultaneous Count Operation)	
-------------	--	--

ltem			Content	
	nem	PMC0 Circuit	PMC1 Circuit	
			One of the following:	
			•fC	
Count	Clock sources	Count source of PMC1	•f1	
sources			<ul> <li>Timer B1 underflow</li> </ul>	
Sources			<ul> <li>Timer B2 underflow</li> </ul>	
	Division	No division	No division, divided-by-8, divided-	
	DIVISION		by-32, or divided-by-64	
Count oper	ration	Increment		
		One of the following:		
Measurem	ent items	Pulse period (between rising edge and rising edge)		
Weasaren		Pulse period (between falling edge and falling edge)		
		Pulse width (both high level and low level)		
Interrupt request generation		Timer measurement		
timing		Counter overflow		
Selectable	functions	<ul> <li>Input signal inversion</li> </ul>		
Selectable		Digital filter		

Decistor	Bit	Function		
Register		PMC0	PMC1	
	EN	Set to 1. (Refer to 22.3.5.1 "Setting Procedure").	Set to 1. (Refer to 22.3.5.1 "Setting Procedure").	
	SINV	Select input signal polarity.	Select input signal polarity.	
	FIL	Select filter enabled/disabled.	Select filter enabled/disabled.	
PMCiCON0	EHOLD	Set to 0		
	HDEN	Set to 0.	Set to 0.	
	SDEN	Set to 0.	-	
	DRINT0	0.44.001		
	DRINT1	Set to 00b.	-	
	TYP0			
	TYP1	Select measuring object.	Select measuring object.	
PMCiCON1	CSS	Set to 1.	-	
	EXSDEN	Set to 0.	-	
	EXHDEN	Set to 0.	-	
	ENFLG	Flag indicating PMCi	Notwood	
	ENFLG	operated/stopped.	Not used.	
	INFLG	Input signal flag	Input signal flag	
PMCiCON2	CEFLG	Counter overflow flag	Counter overflow flag	
FINICICOINZ	CEINT	Set to 1 when using counter	Set to 1 when using counter	
	CLINT	overflow interrupt.	overflow interrupt.	
	PSEL0	Set to 01b.	Set to 10b.	
PSEL1				
	CRE	Set to 1.	Set to 1.	
	CFR	Set to 1.	Set to 1.	
	CST	Set to 1.	Set to 1.	
PMCiCON3	PD	Set to 1.	Set to 1.	
	CSRC0	Set to 00b	Select clock source.	
	CSRC1		Scient clock source.	
	CDIV0	Set to 00b.	Select count source divisor.	
	CDIV1		Select count source divisor.	
	CPFLG	Not used (read as undefined value)	-	
	REFLG	Not used (read as undefined value)	Not used (read as undefined value)	
	DRFLG	Not used (read as undefined value)	Not used (read as undefined value)	
PMCiSTS	BFULFLG	Not used (read as undefined value)	-	
	PTHDFLG	Not used (read as undefined value)	Not used (read as undefined value)	
	PTD0FLG	Not used (read as undefined value)	Not used (read as undefined value)	
	PTD1FLG	Not used (read as undefined value)	Not used (read as undefined value)	
	SDFLG	Not used (read as undefined value)	-	

# Table 22.20 Registers and Setting Values in Input Capture Mode (Simultaneous Count Operation) (1/2) <sup>(1)</sup>

i = 0, 1

-: Unimplemented bit in PMC1

Note:

Decister	Bit	Fu	nction
Register	DIL	PMC0	PMC1
	CPINT	Set to 0.	-
	REINT	Set to 0.	Set to 0.
	DRINT	Set to 0.	Set to 0.
	BFULINT	Set to 0.	-
PMCiINT	PTHDINT	Set to 0.	Set to 0.
	PTDINT	Set to 0.	Set to 0.
	TIMINT	Set to 1 when using timer	Set to 1 when using timer
		measure interrupt.	measure interrupt.
	SDINT	Set to 0.	-
	CPN0		
PMC0CPC	CPN1	Set to 000b.	-
FINCOUFC	CPN2		
	CPEN	Set to 0.	-
PMC0CPD	0 to 7	Set to 00h.	-
PMCiHDPMIN	0 to 10	Set to 0000h.	Set to 0000h.
PMCiHDPMAX	0 to 10	Set to 0000h.	Set to 0000h.
PMCiD0PMIN	0 to 7	Set to 00h.	Set to 00h.
PMCiD0PMAX	0 to 7	Set to 00h.	Set to 00h.
PMCiD1PMIN	0 to 7	Set to 00h.	Set to 00h.
PMCiD1PMAX	0 to 7	Set to 00h.	Set to 00h.
PMCiTIM	0 to 15	Measured value of pulse	Measured value of pulse
	01015	period or width can be read.	period or width can be read.
PMCiBC	0 to 15	Counter value can be read.	Counter value can be read.
PMC0DAT0 to PMC0DAT5	0 to 7	Not used.	Not used.
PMC0RBIT	0 to 5	Not used.	Not used.

# Table 22.21 Registers and Setting Values in Input Capture Mode (Simultaneous Count Operation) (2/2) (1)

i = 0, 1

-: Unimplemented bit in PMC1

Note:

1. This table does not describe a procedure.

## 22.3.5.1 Setting Procedure

To start or stop counting, these steps:

- (1) Set the EN bit in the PMC0CON0 register to 1 (0 to stop).
- (2) Set the EN bit in the PMC1CON0 register to 1 (0 to stop).
- (3) Wait for two cycles of the count source.
- (4) Confirm that the ENFLG bit in the PMC0CON2 register is 1 (0 to stop). (The ENFLG bit in the PMC1CON2 register is disabled)

## 22.3.5.2 Count Operation

In input capture mode, the counter counts from 0000h to FFFFh, and then returns to 0000h to continue counting.

When the counter becomes 0000h after FFFFh, the CEFLG bit in the PMCiCON2 register becomes 1 (counter overflow) and holds 1 until the next measurement.

#### 22.4 Interrupts

The remote control signal receiver has remote control signal receiver 0 interrupt and remote control signal receiver 1 interrupt. The remote control signal receiver 0 interrupt and remote control signal receiver 1 interrupt are interrupts in PMC0 and PMC1, respectively.


A remote control signal receiver i interrupt request signal is generated every time the conditions are met. If the interrupt enable bit in the PMCiCON2 or PMCiINT register is 1, the IR bit in the PMCiIC register becomes 1 (interrupt request) when the corresponding interrupt request signal is generated. Table 22.22 lists Interrupt Source of Remote Control Signal Receiver i Interrupt (i = 0, 1).

Mode	Interrupt Source	Interrupt Request Generating Condition	Interrupt Enable Bit	
wode	Interrupt Source	Source Interrupt Request Generating Condition		Bit
	Completion of data reception	Counter value is larger than values of registers PMCiHDPMAX, PMCiD0PMAX, and PMCiD1PMAX	PMCiINT	DRINT
	Header match	The measured result is within the range set by registers PMCiHDPMIN and PMCiHDPMAX (when header is enabled)	PMCiINT	PTHDINT
	Data 0/1 match	The measured result is within the range set by registers PMCiD0PMIN and PMCiD0PMAX or registers PMCiD1PMIN and PMCiD1PMAX	PMCiINT	PTDINT
Pattern match	Special data match	The measured result is within the range set by registers PMCiHDPMIN and PMCiHDPMAX (when special data is enabled)	PMC0INT	SDINT
mode	Receive error	Input signal width is not the header, data 0, data 1, or special data. Data 0 or data 1 is detected before detecting the header when the HDEN bit is 1	PMCiINT	REINT
	Receive buffer full	The value of the PMC0RBIT register is 48	PMC0INT	BFULINT
	Compare match	The values of registers PMC0CPD and PMC0DAT0 are matched (only bits selected by bits CPN2 to CPN0 in the PMC0CPC register are compared)	PMC0INT	CPINT
	Timer measurement	Measurement end edge of PMCi internal input signal	PMCiINT	TIMINT
Input	Timer measurement	Measurement end edge of PMCi internal input signal	PMCiINT	TIMINT
capture mode	Counter overflow	Counter overflow (counter value exceeds FFFFh and becomes 0000h)	PMCiCON2	CEINT

 Table 22.22
 Interrupt Source of Remote Control Signal Receiver i Interrupt (i = 0, 1)

Measured result: Content of the PMCiTIM register

#### Figure 22.9 shows Remote Control Signal Receiver Interrupts.



Page 462 of 836

Refer to 14.7 "Interrupt Control" for details of interrupt control. Table 22.23 lists Registers Associated with Remote Control Signal Receiver Interrupts.

Table 22.23 Registers Associated with Remote Control Signal Receiver Interrupts

Address	Register	Symbol	Reset Value	
0071h	UART7 Bus Collision Detection Interrupt Control Register, Remote Control Signal Receiver 0 Interrupt Control Register	U7BCNIC/ PMC0IC	XXXX X000b	
0072h	UART7 Transmit Interrupt Control Register, Remote Control Signal Receiver 1 Interrupt Control Register	S7TIC/PMC1IC	XXXX X000b	
0206h	Interrupt Source Select Register 2	IFSR2A	00h	

The remote control signal receiver shares interrupt vectors or interrupt control registers with other peripheral functions. To use the remote control signal receiver 0 interrupt, set the IFSR24 bit in the IFSR2A register to 1 (remote control signal receiver 0). To use the remote control signal receiver 1 interrupt, set the IFSR25 bit in the IFSR2A register to 1 (remote control signal receiver 1).

The IR bit in registers PMC0IC and PMC1IC is different from other IR bits in the following respects:

•If the interrupt enable bit in the PMCiCON2 or PMCiINT register is 1, the IR bit in the PMCiIC register becomes 1 (interrupt request) when the corresponding interrupt request signal is generated.

• If multiple interrupts are enabled, the IR bit becomes 1 and remains 1 when another request source is generated.

• The IR bit does not become 0 when an interrupt is accepted. Set the IR bit to 0 in the interrupt routine.

## 22.5 Notes on Remote Control Signal Receiver

## 22.5.1 Starting/Stopping PMCi

The EN bit in the PMCiCON0 register controls the start/stop of PMCi. The ENFLG bit in the PMCiCON2 register indicates that the operation started/stopped.

The PMCi circuit starts operating by setting the EN bit to 1 (operation enabled) and the ENFLG bit becomes 1 (operating). After setting the EN bit to 1, it takes up to two cycles of the count source before the ENFLG bit becomes 1. During this period, do not access bits or registers associated with the PMCi (registers listed in Table 22.4 and Table 22.5 "register structure (PMCi circuit)") except for the ENFLG bit.

When the EN bit is set to 0 (operation disabled), the PMCi circuit stops operating and the ENFLG bit becomes 0 (operation stopped). After setting the EN bit to 0, it takes up to one cycle of the count source before the ENFLG bit becomes 0.

#### 22.5.2 Reading the Register

When the following registers are read while data changes, an undefined value may be read. Flags in registers PMCiCON2 and PMCiSTS

Registers PMCiTIM, PMC0DAT0 to PMC0DAT5, PMCiBC, and PMC0RBIT Follow the procedures below to avoid reading the undefined value.

#### In pattern match mode

• Using an interrupt

Set the DRINT bit in the PMCiINT register to 1 (data reception complete interrupt enabled) and read the registers within the PMCi interrupt routine.

• Monitoring by a program 1

Set the DRINT bit in the PMCiINT register to 1 (data reception complete interrupt enabled) and monitor the IR bit in the PMCiIC register by a program. Read the registers when the IR bit becomes 1 (interrupt request is generated).

- Monitoring by a program 2
- (1) Monitor the DRFLG bit in the PMCiSTS register.
- (2) When the DRFLG bit becomes 1, monitor the DRFLG bit until it becomes 0.
- (3) Read the necessary content of the registers when the DRFLG bit becomes 0.

#### In input capture mode

• Using an interrupt

Set the TIMINT bit in the PMCiINT register to 1 (timer measure interrupt enabled) and read the registers within the PMCi interrupt routine.

Monitoring by a program 1

Set the TIMINT bit in the PMCiINT register to 1 (timer measure interrupt enabled) and monitor the IR bit in the PMCiIC register by a program. Read the registers when the IR bit becomes 1 (interrupt request is generated).

# 23. Serial Interface UARTi (i = 0 to 2, 5 to 7)

#### Note

The 80-pin package does not have pins CLK2 and CTS2/RTS2 for UART2. Do not use functions associated with these pins. UART6 and UART7 are not included.

#### 23.1 Introduction

Each UARTi has a dedicated timer to generate a transmit/receive clock, and operates independently of the others.

Table 23.1 lists UARTi Specifications (i = 0 to 2, 5 to 7), Table 23.2 lists Specification Differences between UART0 to UART2 and UART5 to UART7, Figure 23.1 to Figure 23.3 show UARTi Block Diagram, and Figure 23.4 shows UARTi Transmit/Receive Unit Block Diagram.

Table 23.1UARTi Specifications (i = 0 to 2, 5 to 7)

Item	Specification
Operational mode	<ul> <li>Clock synchronous serial I/O mode</li> <li>Clock asynchronous serial I/O mode (UART mode)</li> <li>Special mode 1 (I<sup>2</sup>C mode)</li> <li>Special mode 2 The simplified I<sup>2</sup>C-bus interface is supported.</li> <li>Special mode 3 (bus collision detection function, IE mode) A 1-byte wave of the UART mode approximates 1-bit of the IEBus.</li> <li>Special mode 4 (SIM mode) UART2 is available. The SIM interface is supported.</li> </ul>

Table 23.2	Specification Differences between UART0 to UART2 and UART5 to UART7
------------	---

Mode	UART0	UART1	UART2	UART5	UART6	UART7
Clock synchronous serial I/O mode	Available		Available	Available	Available	
Clock asynchronous serial I/O mode (UART mode)	Available		Available	Available	Available	
Special mode 1 (I <sup>2</sup> C mode)	Available		Available	Available	Available	
Special mode 2 Available		lable	Available	Available	Available	
Special mode 3 (IE mode)	Available		Available	Available	Available	
Special mode 4 (SIM mode)	Not available		Available	Not available	Not available	
Memory expansion mode or microprocessor mode	Can be used			Do not use.		





Figure 23.1 UART0 Block Diagram






Figure 23.2 UART1 Block Diagram




Figure 23.3 Block Diagram of UART2, and UART5 to UART7




Figure 23.4 UARTi Transmit/Receive Unit Block Diagram

## 23.2 Registers

Table 23.3 and Table 23.4 list registers associated with UART0 to UART2 and UART5 to UART7. Set the OCOSEL0 or OCOSEL1 bit in the UCLKSEL0 register before setting other registers associated with UART0 to UART2 and UART5 to UART7. After changing the OCOSEL0 or OCOSEL1 bit, set other registers associated with UART0 to UART2 and UART5 to UART5 to UART7 again.

Refer to "Registers Used and Settings" in each mode for the settings of registers and bits.

Address	Register	Symbol	Reset Value
0012h	Peripheral Clock Select Register	PCLKR	0000 0011b
0012h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
0244h	UART0 Special Mode Register 4	U0SMR4	00h
0245h	UART0 Special Mode Register 3	U0SMR3	000X 0X0Xb
0246h	UARTO Special Mode Register 2	U0SMR2	X000 0000b
0240h	UARTO Special Mode Register	U0SMR	X000 0000b
0247h 0248h	UART0 Transmit/Receive Mode Register	U0MR	00h
0240h	UARTO Bit Rate Register	U0BRG	XXh
0243h		OODING	XXh
024An 024Bh	UART0 Transmit Buffer Register	U0TB	XXh
024Bn 024Ch	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000b
024Ch 024Dh	UARTO Transmit/Receive Control Register 0	U0C0	0000 1000b
024Dn 024Eh		0001	XXh
024En 024Fh	UART0 Receive Buffer Register	UORB	XXh
	LIADT Tronomit/Descine Control Desister 2		
0250h	UART Transmit/Receive Control Register 2	UCON	X000 0000b
0252h	UART Clock Select Register	UCLKSEL0	X0h
0254h	UART1 Special Mode Register 4	U1SMR4	00h
0255h	UART1 Special Mode Register 3	U1SMR3	000X 0X0Xb
0256h	UART1 Special Mode Register 2	U1SMR2	X000 0000b
0257h	UART1 Special Mode Register	U1SMR	X000 0000b
0258h	UART1 Transmit/Receive Mode Register	U1MR	00h
0259h	UART1 Bit Rate Register	U1BRG	XXh
025Ah	UART1 Transmit Buffer Register	U1TB	XXh
025Bh			XXh
025Ch	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000b
025Dh	UART1 Transmit/Receive Control Register 1	U1C1	00XX 0010b
025Eh	UART1 Receive Buffer Register	U1RB	XXh
025Fh			XXh
0264h	UART2 Special Mode Register 4	U2SMR4	00h
0265h	UART2 Special Mode Register 3	U2SMR3	000X 0X0Xb
0266h	UART2 Special Mode Register 2	U2SMR2	X000 0000b
0267h	UART2 Special Mode Register	U2SMR	X000 0000b
0268h	UART2 Transmit/Receive Mode Register	U2MR	00h
0269h	UART2 Bit Rate Register	U2BRG	XXh
026Ah	LIADT2 Transmit Buffer Desister		XXh
026Bh	UART2 Transmit Buffer Register	U2TB	XXh
026Ch	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000b
026Dh	UART2 Transmit/Receive Control Register 1	U2C1	0000 0010b
026Eh			XXh
026Fh	UART2 Receive Buffer Register	U2RB	XXh
0284h	UART5 Special Mode Register 4	U5SMR4	00h
0285h	UART5 Special Mode Register 3	U5SMR3	000X 0X0Xb


#### Table 23.3Registers (1/2)

-			<b></b>
Address	Register	Symbol	Reset Value
0286h	UART5 Special Mode Register 2	U5SMR2	X000 0000b
0287h	UART5 Special Mode Register	U5SMR	X000 0000b
0288h	UART5 Transmit/Receive Mode Register	U5MR	00h
0289h	UART5 Bit Rate Register	U5BRG	XXh
028Ah	UART5 Transmit Buffer Register	U5TB	XXh
028Bh		0510	XXh
028Ch	UART5 Transmit/Receive Control Register 0	U5C0	0000 1000b
028Dh	UART5 Transmit/Receive Control Register 1	U5C1	0000 0010b
028Eh	UART5 Receive Buffer Register	U5RB	XXh
028Fh		USKB	XXh
0294h	UART6 Special Mode Register 4	U6SMR4	00h
0295h	UART6 Special Mode Register 3	U6SMR3	000X 0X0Xb
0296h	UART6 Special Mode Register 2	U6SMR2	X000 0000b
0297h	UART6 Special Mode Register	U6SMR	X000 0000b
0298h	UART6 Transmit/Receive Mode Register	U6MR	00h
0299h	UART6 Bit Rate Register	U6BRG	XXh
029Ah	UART6 Transmit Buffer Register	U6TB	XXh
029Bh		UOID	XXh
029Ch	UART6 Transmit/Receive Control Register 0	U6C0	0000 1000b
029Dh	UART6 Transmit/Receive Control Register 1	U6C1	0000 0010b
029Eh 029Fh	UART6 Receive Buffer Register	U6RB	XXh XXh
02A4h	UART7 Special Mode Register 4	U7SMR4	00h
02A5h	UART7 Special Mode Register 3	U7SMR3	000X 0X0Xb
02A6h	UART7 Special Mode Register 2	U7SMR2	X000 0000b
02A7h	UART7 Special Mode Register	U7SMR	X000 0000b
02A8h	UART7 Transmit/Receive Mode Register	U7MR	00h
02A9h	UART7 Bit Rate Register	U7BRG	XXh
02AAh			XXh
02ABh	UART7 Transmit Buffer Register	U7TB	XXh
02ACh	UART7 Transmit/Receive Control Register 0	U7C0	0000 1000b
02ADh	UART7 Transmit/Receive Control Register 1	U7C1	0000 0010b
02AEh			XXh
02AFh	UART7 Receive Buffer Register	U7RB	XXh

# Table 23.4Registers (2/2)

Г

# 23.2.1 UART Clock Select Register (UCLKSEL0)



OCOSEL0 (UART0 to UART2 clock prior to division select bit) (b2) OCOSEL1 (UART5 to UART7 clock prior to division select bit) (b3)

Set bits OCOSEL0 and OCOSEL1 while transmission/reception of UART0 to UART2 and UART5 to UART7 stops.

Set the OCOSEL0 or OCOSEL1 bit before setting other registers associated with UART0 to UART2 and UART5 to UART7. After changing the OCOSEL0 or OCOSEL1 bit, set other registers associated with UART0 to UART2 and UART5 to UART7 again.

# 23.2.2 Peripheral Clock Select Register (PCLKR)

7     b6     b5     b4     b3     b2     b1     b0       0     0     0     0     0     0	Symbol PCLKR	Addre 0012		After Reset 0000 0011b
	Bit Symbol	Bit Name	Function	RW
	PCLK0	Timers A and B clock select bit (clock source for timers A and B, the dead time timer, and multi-master I <sup>2</sup> C-bus interface)	0: f2TIMAB/f2IIC 1: f1TIMAB/f1IIC	RW
	PCLK1	SI/O clock select bit (clock source for UART0 to UART2, UART5 to UART7, SI/O3, and SI/O4)	0: f2SIO 1: f1SIO	RW
	 (b4-b2)	Reserved bits	Set to 0	RW
	PCLK5	Clock output function expansion bit (enabled in single-chip mode)	0: Selected by bits CM01 to CM00 in the CM0 register 1: Output f1	RW
	 (b7-b6)	Reserved bits	Set to 0	RW

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCLKR register is rewritten.

# 23.2.3 Peripheral Clock Stop Register (PCLKSTP1)


06 b5 b4 b3 b2 b1 b0	Symbol PCLKSTI	Addre P1 0016h		
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
l	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
	(b7)	No register bit. If necessary, undefined	set to 0. When read, the read value is	1-

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCKSTP1 register is rewritten.

# PCKSTP12 (UART peripheral clock stop bit) (b2)

Set the PCKSTP12 bit to 0 (f1 provide enabled) when using the f1 as the clock source of the transmit/receive clock.

# 23.2.4 UARTi Transmit Buffer Register (UiTB) (i = 0 to 2, 5 to 7)



Use the MOV instruction to write to this register.

When character length is 9 bits long, write to this register in 16-bit units, or in 8-bit units from high-order bytes to low-order bytes.

# 23.2.5 UARTi Receive Buffer Register (UiRB) (i = 0 to 2, 5 to 7)

15) (b8) b0 b7 b0	Symb UOR U1R U2R U5R U6R U7R	B 024F B 025F B 026F B 028F B 028F B 029F	ddress h to 024Eh h to 025Eh h to 026Eh h to 028Eh h to 029Eh h to 029Eh	After Reset Undefined Undefined Undefined Undefined Undefined
	Bit Symbol	Bit Name	Function	RW
	 (b7-b0)		Receive data (D7 to D0)	RO
	(b8)		Receive data (D8)	RO
	 (b10-b9)	No register bits. If necessary,	set to 0. Read as undefined value	_
	АВТ	Arbitration lost detect flag	0 : Not detected 1 : Detected	RW
       	OER	Overrun error flag	0 : No overrun error 1 : Overrun error found	RO
	FER	Framing error flag	0 : No framing error 1 : Framing error found	RO
	PER	Parity error flag	0 : No parity error 1 : Parity error found	RO
	SUM	Error sum flag	0 : No error 1 : Error found	RO

When bits SMD2 to SMD0 in the UiMR register are 100b, 101b, or 110b, read this register in 16-bit units, or in 8-bit units from high-order bytes to low-order bytes.

Bits FER and PER arranged in the high-order bytes become 0 when the lower bytes of the UiRB register are read.

If an overrun error occurs, the receive data of the UiRB register is undefined.

### ABT (Arbitration lost detect flag) (b11)

The ABT bit is set to 0 by a program. (It remains unchanged even if 1 is written.)

## OER (Overrun error flag) (b12)

Conditions to become 0:

- Bits SMD2 to SMD0 in the UiMR register are 000b (serial interface disabled).
- The RE bit in the UiC1 register is 0 (reception disabled).

Condition to become 1:

• The RI bit in the UiC1 register is 1 (data present in UiRB register), and the last bit of the next data is received.

### FER (Framing error flag) (b13)

The FER bit is disabled when bits SMD2 to SMD0 are set to 001b (clock synchronous serial I/O mode) or to 010b (I<sup>2</sup>C mode). The read value is undefined.

Condition to become 0:

- Bits SMD2 to SMD0 in the UiMR register are 000b (serial interface disabled).
- The RE bit in the UiC1 register is 0 (reception disabled).
- The lower bytes of the UiRB register are read.

Condition to become 1:

• The set number of stop bits is not detected.

(detected when the received data is transferred from the UARTi receive register to the UiRB register.)

### PER (Parity error flag) (b14)

The PER bit is disabled when bits SMD2 to SMD0 are set to 001b (clock synchronous serial I/O mode) or to 010b (I<sup>2</sup>C mode). The read value is undefined. Conditions to become 0:

• Bits SMD2 to SMD0 in the UiMR register are 000b (serial interface disabled).

- The RE bit in the UiC1 register is 0 (reception disabled).
- The lower bytes of the UiRB register are read.

Condition to become 1:

• The number of 1's of the parity bit and character bits do not match the set value of the PRY bit in the UiMR register.

(detected when the received data is transferred from the UARTi receive register to the UiRB register.)

## SUM (Error sum flag) (b15)

The SUM bit is disabled when bits SMD2 to SMD0 are set to 001b (clock synchronous serial I/O mode) or to 010b (I<sup>2</sup>C mode). The read value is undefined.


Conditions to become 0:

- Bits SMD2 to SMD0 in the UiMR register are 000b (serial interface disabled).
- The RE bit in the UiC1 register is 0 (reception disabled).
- Bits PER, FER and OER are all 0 (no error).

Condition to become 1:

• At least two bits out of PER, FER, or OER are 1 (error found).

# 23.2.6 UARTi Bit Rate Register (UiBRG) (i = 0 to 2, 5 to 7)



Write to the UiBRG register while the serial interface is neither transmitting nor receiving. Use the MOV instruction to write to the UiBRG register.

Write to the UiBRG register after setting bits CLK1 to CLK0 in the UiC0 register.

# 23.2.7 UARTi Transmit/Receive Mode Register (UiMR) (i = 0 to 2, 5 to 7)

b6 b5 b4 b3 b2 b1 b0	UOMR, Ú		Address         After R           248h, 0258h, 0268h         001           88h, 0298h, 02A8h         001	י ו
	Bit Symbol	Bit Name	Function	RW
	SMD0		b2 b1 b0 0 0 0 : Serial interface disabled 0 0 1 : Clock synchronous serial I/O mode	RW
· · · · · · · · · · · · · · · · · · ·	SMD1	Serial I/O mode select bit	0 1 0 : I <sup>2</sup> C mode 1 0 0 : UART mode character bit length is 7 bits 1 0 1 : UART mode character bit length is 8 bits	RW
	SMD2		1 0 : UART mode character bit length is 9 bits Only set the values listed above.	RW
	CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock	RW
	STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RW
	PRY	Odd/even parity select bit	Enabled when PRYE is 1 0 : Odd parity 1 : Even parity	RW
	PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
	IOPOL	TXD, RXD I/O polarity reverse bit	0 : No reverse 1 : Reverse	RW

# 23.2.8 UARTi Transmit/Receive Control Register 0 (UiC0) (i = 0 to 2, 5 to 7)

b6 b5 b4 b3 b2 b1 b0		C0, U2C0 024Ch	, 025Ch, 026Ch 00	er Reset 00 1000b 00 1000b
	Bit Symbol	Bit Name	Function	RW
	CLK0	UiBRG count source select	b1 b0 0 0 : f1SIO or f2SIO selected 0 1 : f8SIO selected	RW
	CLK1	bit	1 0 : f32SIO selected 1 1 : Do not set	RW
	CRS	CTS/RTS function select bit	Enabled when CRD is 0 0 : CTS function selected 1 : RTS function selected	RW
	TXEPT	Transmit register empty flag	<ul> <li>0 : Data present in transmit register (transmission in progress)</li> <li>1 : No data present in transmit register (transmission completed)</li> </ul>	RO
	CRD	CTS/RTS disable bit	0 : CTS/RTS function enabled 1 : CTS/RTS function disabled	RW
 	NCH	Data output select bit	<ol> <li>Pins TXDi/SDAi and SCLi are CMOS output</li> <li>Pins TXDi/SDAi and SCLi are N-cha open-drain output</li> </ol>	RW
	CKPOL	CLK polarity select bit	<ul> <li>0: Transmit data is output at the falling edge of transmit/receive clock and receive data is input at the rising edge</li> <li>1: Transmit data is output at the rising edge of transmit/receive clock and receive data is input at the falling edge</li> </ul>	R V V
	UFORM	Bit order select bit	0 : LSB first 1 : MSB first	RW

CLK1 to CLK0 (UiBRG count source select bit) (b1-b0)

When bits CLK1 to CLK0 are 00b (f1SIO or f2SIO selected), select f1SIO or f2SIO by the PCLK1 bit in the PCLKR register.

Set bits CLK1 to CLK0 after setting registers UCLKSEL0 and PCLKR.

If bits CLK1 to CLK0 are changed, set the UiBRG register.

## CRS (CTS/RTS function select bit) (b2)

CTS1/RTS1 can be used when the CLKMD1 bit in the UCON register is 0 (CLK output is only from CLK1) and the RCSP bit in the UCON register is 0 (CTS0/RTS0 not separated).

## CRD (CTS/RTS disable bit) (b4)

When the CRD bit is 1 (CTS/RTS function disabled), the CTSi/RTSi pin can be used as an I/O port.

## NCH (Data output select bit) (b5)

TXD2/SDA2 and SCL2 are N-channel open drain outputs. They cannot be set as CMOS outputs. Nothing is assigned to the NCH bit in the U2C0 register. If necessary, set this bit to 0.

This function is used to set the P-channel transistor of the COMS output buffer always off, but not to change pins TXDi/SDAi and SCLi to open drain output completely.

Check the electrical characteristics for the input voltage range.

### UFORM (Bit order select bit) (b7)

The UFORM bit is enabled when bits SMD2 to SMD0 in the UiMR register are 001b (clock synchronous serial I/O mode), or 101b (UART mode, 8-bit character data).

Set the UFORM bit to 1 when bits SMD2 to SMD0 are 010b (I<sup>2</sup>C mode), and to 0 when bits SMD2 to SMD0 are 100b (UART mode, 7-bit character data) or 110b (UART mode, 9-bit character data).

# 23.2.9 UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 to 2, 5 to 7)

	Symbol U0C1, U1C	Addre 1 024Dh, 0		After Reset 00XX 0010b
	Bit Symbol	Bit Name	Function	RW
	TE	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	RW
	ті	Transmit buffer empty flag	0 : Data present in UiTB register 1 : No data present in UiTB register	RO
	RE	Receive enable bit	0 : Reception disabled 1 : Reception enabled	RW
	RI	Receive complete flag	0 : No data present in UiRB register 1 : Data present in UiRB register	RO
	 (b5-b4)	No register bits. If necessary,	set to 0. Read as undefined value	_
	UiLCH	Data logic select bit	0 : No reverse 1 : Reverse	RW
	UiERE	Error signal output enable bit	0 : Output disabled 1 : Output enabled	RW
	Symbol	e Control Register 1	(i = 2, 5 to 7) ss	After Reset
	Symbol U2C1	Addre 026Df	(i = 2, 5 to 7)	After Reset 0000 0010b 0000 0010b
	Symbol U2C1	Addre 026Dr	(i = 2, 5 to 7)	0000 0010b
	Symbol U2C1 U5C1, U	Addre: 026Dr J6C1, U7C1 028Dr	(i = 2, 5 to 7) ss , 029Dh, 02ADh	0000 0010b 0000 0010b
	Symbol U2C1 U5C1, U Bit symbol	Addre: 026Dr J6C1, U7C1 028Dr Bit Name	(i = 2, 5 to 7) ss , 029Dh, 02ADh Function 0 : Transmission disabled	0000 0010b 0000 0010b RW
	Symbol U2C1 U5C1, U Bit symbol TE	Addre 026Dr 028Dr Bit Name Transmit enable bit	(i = 2, 5 to 7) ss b, 029Dh, 02ADh Function 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register	0000 0010b 0000 0010b RW RW
	Symbol U2C1 U5C1, U Bit symbol TE TI	Addre: 026Dr 028Dr Bit Name Transmit enable bit Transmit buffer empty flag	(i = 2, 5 to 7) ss , 029Dh, 02ADh Function 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register 1 : No data present in UiTB register 0 : Reception disabled	0000 0010b 0000 0010b RW RW RO
	Symbol U2C1 U5C1, U Bit symbol TE TI RE	Addre: 026Dr 028Dr Bit Name Transmit enable bit Transmit buffer empty flag Receive enable bit	(i = 2, 5 to 7) ss , 029Dh, 02ADh Function 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register 1 : No data present in UiTB register 0 : Reception disabled 1 : Reception enabled 0 : No data present in UiRB register	0000 0010b RW RW RO RO RO
	Symbol U2C1 U5C1, U Bit symbol TE TI RE RI	Addre: 026Dr 028Dr Bit Name Transmit enable bit Transmit buffer empty flag Receive enable bit Receive complete flag UARTi transmit interrupt	(i = 2, 5 to 7) ss , 029Dh, 02ADh Function 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register 1 : No data present in UiTB register 0 : Reception disabled 1 : Reception enabled 0 : No data present in UiRB register 1 : Data present in UiRB register 0 : No data present in UiRB register 1 : Data present in UiRB register	0000 0010b RW RW RW RO RO = 1) RW
JARTi Transmi	Symbol U2C1 U5C1, U Bit symbol TE TI RE RI UilRS	Addre: 026Dr 028Dr Bit Name Transmit enable bit Transmit buffer empty flag Receive enable bit Receive complete flag UARTi transmit interrupt source select bit UARTi continuous receive	(i = 2, 5 to 7) ss , 029Dh, 02ADh Function 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register 1 : No data present in UiTB register 0 : Reception disabled 1 : Reception enabled 0 : No data present in UiRB register 1 : Data present in UiRB register 0 : No data present in UiRB register 1 : Data present in UiRB register 0 : No tata present in UiRB register 1 : Data present in UiRB register 0 : UiTB register empty (TI = 1) 1 : Transmission completed (TXEPT 0 : Continuous receive mode disabled	0000 0010b RW RW RW RO RO = 1) RW

Bits UiIRS and UiRRM of UART0 and UART1 are bits in the UCON register.

## UiLCH (Data logic select bit) (b6)

The UiLCH bit is enabled when bits SMD2 to SMD0 in the UiMR register are 001b (clock synchronous serial I/O mode), 100b (UART mode, 7-bit character data), or 101b (UART mode, 8-bit character data). Set this bit to 0 when bits SMD2 to SMD0 are set to 010b (I<sup>2</sup>C mode) or 110b (UART mode, 9-bit character data).

# 23.2.10 UART Transmit/Receive Control Register 2 (UCON)

5 b4 b3 b2 b1 b0	Symbol UCON	Addre 0250h		fter Reset 000 0000b
	Bit symbol	Bit Name	Function	RW
	U0IRS	UART0 transmit interrupt source select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT =	1) RW
	U1IRS	UART1 transmit interrupt source select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT =	1) RW
	UORRM	UART0 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
	U1RRM	UART1 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
	CLKMD0	UART1CLK, CLKS select bit 0	Enabled when CLKMD1 is 1 0 : Clock output from CLK1 1 : Clock output from CLKS1	RW
	CLKMD1	UART1CLK, CLKS select bit 1	0 : CLK output is only from CLK1 1 : Transmit/receive clock output from multiple-pin output function selecte	RW
	RCSP	Separate UART0 CTS/RTS bit	0 : CTS/RTS shared pin 1 : CTS/RTS separated	RW
	(b7)	No register bit. If necessary, s	et to 0. Read as undefined value	_

Bits UIRS and UIRRM of UART2 and UART5 to UART7 are bits in the UiC1 register.

# CLKMD1 (UART1CLK, CLKS select bit 1) (b5)

When using multiple transmit/receive clock output pins, make sure that the CKDIR bit in the U1MR register is 0 (internal clock).

# 23.2.11 UARTi Special Mode Register (UiSMR) (i = 0 to 2, 5 to 7)

6 b5 b4 b3 b2 b1 b0	U0SMR, U		0247h, 0257h, 0267h X0	ter Reset 00 0000b 00 0000b
	Bit Symbol	Bit Name	Function	RW
	IICM	I <sup>2</sup> C mode select bit	0 : Other than I²C mode 1 : I²C mode	RW
	ABC	Arbitration lost detect flag control bit	0 : Update every bit 1 : Update every byte	RW
· · · · · · · · · · · · · · · · · · ·	BBS	Bus busy flag	0 : Stop-condition detected 1 : Start-condition detected (busy)	RW
	 (b3)	Reserved bit	Set to 0	RW
	ABSCS	Bus collision detect sampling clock select bit	0 : Rising edge of transmit/receive cloc 1 : Underflow signal of timer Aj	K RW
L	ACSE	Auto clear function select bit of transmit enable bit	0 : No auto clear function 1 : Auto clear at bus collision	RW
	SSS	Transmit start condition select bit	0 : Not synchronized to RXDi 1 : Synchronized to RXDi	RW
	 (b7)	No register bit. If necessary, s	et to 0. Read as undefined value	_

## BBS (Bus busy flag) (b2)

The BBS bit is set to 0 by a program. (It remains unchanged even if 1 is written.)

ABSCS (Bus collision detect sampling clock select bit) (b4)

When the ABSCS bit is 1, the combinations of UARTi and timer Aj are as follows:

UART0, UART6: Underflow signal of timer A3

UART1, UART7: Underflow signal of timer A4

UART2, UART5: Underflow signal of timer A0

SSS (Transmit start condition select bit) (b6)

When a transmission starts, the SSS bit becomes 0 (not synchronized to RXDi).

# 23.2.12 UARTi Special Mode Register 2 (UiSMR2) (i = 0 to 2, 5 to 7)

6 b5 b4 b3 b2 b1 b0		Symbol J1SMR2, U2SMR2 J6SMR2, U7SMR2		After Reset X000 0000b X000 0000b
	Bit Symbol	Bit Name	Function	RW
	IICM2	I <sup>2</sup> C mode select bit 2	See Table 23.18 "I <sup>2</sup> C Mode Functior	ns" RW
	- CSC	Clock synchronization bit	0 : Disabled 1 : Enabled	RW
·	SWC	SCL wait output bit	0 : Disabled 1 : Enabled	RW
	- ALS	SDA output stop bit	0 : Disabled 1 : Enabled	RW
	STAC	UARTi initialization bit	0 : Disabled 1 : Enabled	RW
	SWC2	SCL wait output bit 2	0: Transmit/receive clock 1: Low-level output	RW
	SDHI	SDA output disable bit	0: Enabled 1: Disabled (high-impedance)	RW
	(b7)	No register bit. If necessary	, set to 0. Read as undefined value	_

# 23.2.13 UARTi Special Mode Register 3 (UiSMR3) (i = 0 to 2, 5 to 7)

b5 b4 b3 b2 b1 b0	U0SMR3, I	Symbol J1SMR3, U2SMR3 J6SMR3, U7SMR3	0245h, 0255h, 0265h 000X	Reset 0X0Xb 0X0Xb
	Bit Symbol	Bit Name	Function	RW
	 (b0)	No register bit. If necessa	rry, set to 0. Read as undefined value	-
· · · · · · · · · · · · · · · · · · ·	СКРН	Clock phase set bit	0 : No clock delay 1 : With clock delay	RW
	(b2)	No register bit. If necessa	ry, set to 0. Read as undefined value	-
	NODC	Clock output select bit	0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output	RW
	(b4)	No register bit. If necessa	ry, set to 0. Read as undefined value	-
	DL0		b7 b6 b5 0 0 0: No delay 0 0 1: 1 to 2 cycles of UiBRG count source	RW
	DL1	SDAi digital delay setup bit	0 1 0:2 to 3 cycles of UiBRG count sourc 0 1 1:3 to 4 cycles of UiBRG count sourc 1 0 0:4 to 5 cycles of UiBRG count sourc	e RW
	DL2		1 0 1:5 to 6 cycles of UiBRG count sourc 1 0:6 to 7 cycles of UiBRG count sourc 1 1:7 to 8 cycles of UiBRG count sourc	e

## NODC (Clock output select bit) (b3)

This function is used to set P-channel transistor of the COMS output buffer always off, but not to change the CLKi pin to open drain output completely.

Check the electrical characteristics for the input voltage range.

#### DL2-DL0 (SDAi digital delay setup bit) (b7-b5)

Bits DL2 to DL0 are used to generate a digital delay in SDAi output in I<sup>2</sup>C mode. Except in I<sup>2</sup>C mode, set these bits to 000b (no delay).

The delay length varies with the load on pins SCLi and SDAi. Also, when using an external clock, the delay length increases by about 100 ns.

# 23.2.14 UARTi Special Mode Register 4 (UiSMR4) (i = 0 to 2, 5 to 7)

b6 b5 b4 b3 b2 b1 b0	U0SMR4, L	Symbol IISMR4, U2SMR4 IGSMR4, U7SMR4	0244h, 0254h, 0264h 0	Reset 0h 0h
	Bit Symbol	Bit Name	Function	RW
	STAREQ	Start condition generate bit	0 : Clear 1 : Start	RW
	RSTAREQ	Restart condition generate bit	0 : Clear 1 : Start	RW
	STPREQ	Stop condition generate bit	0 : Clear 1 : Start	RW
	STSPSEL	SCL, SDA output select bit	0 : Start and stop conditions not output 1 : Start and stop conditions output	RW
	ACKD	ACK data bit	0 : ACK 1 : NACK	RW
	ACKC	ACK data output enable bit	0 : Serial interface data output 1 : ACK data output	RW
	SCLHI	SCL output stop enable bit	0 : Disabled 1 : Enabled	RW
	SWC9	SCL wait bit 3	0 : SCL low hold disabled 1 : SCL low hold enabled	RW

## STAREQ (Start condition generate bit) (b0)

The STAREQ bit becomes 0 when the start condition is generated.

#### RSTAREQ (Restart condition generate bit) (b1)

The RSTAREQ bit becomes 0 when the restart condition is generated.

#### STPREQ (Stop condition generate bit) (b2)

The STPREQ bit becomes 0 when the stop condition is generated.

# 23.3 Operations

### 23.3.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transmit/receive clock to transmit/receive data. Table 23.5 lists the Clock Synchronous Serial I/O Mode Specifications.

Table 23.5	Clock Synchronous Serial I/O Mode Specifications
------------	--

Item	Specification
Data format	Character length: 8 bits
Transmit/receive clock	• CKDIR bit in the UiMR register = 0 (internal clock): $\frac{fj}{2(n + 1)}$ fj = f1SIO, f2SIO, f8SIO, f32SIO n = Setting value of UiBRG register 00h to FFh • CKDIR bit = 1 (external clock): Input from CLKi pin
Transmit/receive control	Selectable from CTS function, RTS function, or CTS/RTS function disabled
Transmission start conditions	To start transmission, satisfy the following requirements <sup>(1)</sup> • The TE bit in the UiC1 register = 1 (transmission enabled) • The TI bit in the UiC1 register = 0 (data present in UiTB register) • If CTS function is selected, input on the CTSi pin is low.
Reception start conditions	To start reception, satisfy the following requirements <sup>(1)</sup> • The RE bit in the UiC1 register = 1 (reception enabled) • The TE bit in the UiC1 register = 1 (transmission enabled) • The TI bit in the UiC1 register = 0 (data present in the UiTB register)
Interrupt request generation timing	<ul> <li>Transmit interrupt: One of the following can be selected.</li> <li>The UiIRS bit in the UiC1 or UCON register = 0 (transmit buffer empty): When transferring data from the UiTB register to the UARTi transmit register (at start of transmission)</li> <li>The UiIRS bit = 1 (transmission completed): When the serial interface completes sending data from the UARTi transmit register Receive interrupt:</li> <li>When transferring data from the UARTi receive register to the UiRB register (at completion of reception)</li> </ul>
Error detection	Overrun error <sup>(2)</sup> This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receiving the seventh bit of the next unit of data
Selectable functions	<ul> <li>CLK polarity selection Data input/output can be selected to occur synchronously with the rising or falling edge of the transmit/receive clock</li> <li>LSB first, MSB first selection Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected</li> <li>Continuous receive mode selection Reception is enabled immediately by reading the UiRB register</li> <li>Switching serial data logic This function reverses the logic value of the transmit/receive data</li> <li>Transmit/receive clock output from multiple pins selection (UART1) The output pin can be selected by a program by setting two UART1 transmit/receive clock pins.</li> <li>Separate CTS/RTS pins (UART0) CTS0 and RTS0 are input/output from separate pins</li> </ul>

i = 0 to 2, 5 to 7

Notes: 1.

When an external clock is selected, either of the following conditions must be met: If the CKPOL bit in the UiC0 register is 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transmit/receive clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transmit/receive clock), the external clock is in the low state.

2. If an overrun error occurs, the receive data of the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 23.6 lists Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transmit/Receive Clock Output Pin Function Not Selected). Table 23.7 lists P6\_4 Pin Functions in Clock Synchronous Serial I/O Mode.

Note that for a period from when UARTi operating mode is selected to when transmission starts, the TXDi pin outputs a high-level signal. (If N-channel open drain output is selected, this pin is high-impedance.)

Table 23.6	Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transmit/Receive Clock
	Output Pin Function Not Selected)

Pin Name	I/O	Function	Method of Selection		
TXDi	Output	Serial data output	(Outputs dummy data only when receiving)		
	Input Serial data input		Set the port direction bits sharing pins to 0.		
RXDi	Input Input port		Set the port direction bits to 0. (can be used as an input port only when transmitting)		
CLKi	Output Transmit/receive . clock output		The CKDIR bit in the UiMR register = 0		
CLRI	Input	Transmit/receive	The CKDIR bit in the UiMR register = 1		
	input	clock input	Set the port direction bits sharing pins to 0.		
			The CRD bit in the UiC0 register = 0		
	Input	CTS input	The CRS bit in the UiC0 register = 0		
			Set the port direction bits sharing pins to 0.		
<b>CTSi/RTSi</b>	Output		The CRD bit in the UiC0 register = 0		
	Output	RTS output	The CRS bit in the UiC0 register = 1		
	Input/ output	I/O port	The CRD bit in the UiC0 register = 1		

i = 0 to 2, 5 to 7

Table 23.7	P6_4 Pin Functions in Clock Synchronous Serial I/O Mode

			Bi	t Set Value		
Pin Function	U1C0 register UCON register PD6 registe				PD6 register	
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P6_4	1	-	0	0	-	Input: 0, Output: 1
CTS1	0	0	0	0	-	0
RTS1	0	1	0	0	-	-
CTS0 <sup>(1)</sup>	0	0	1	0	-	0
CLKS1	-	-	-	1 (2)	1	-

- indicates either 0 or 1

Notes:

1. In addition to these settings, set the CRD bit in the U0C0 register to 0 (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).

2. When the CLKMD1 bit is 1 and the CLKMD0 bit is 0, the following logic levels are output:

• High if the CLKPOL bit in the U1C0 register is 0

• Low if the CLKPOL bit in the U1C0 register is 1

Register	Bits	Function
UCLKSEL0	OCOSEL0	Select clock prior to division for UART0 to UART2.
	OCOSEL1	Select clock prior to division for UART5 to UART7.
PCLKR	PCLK1	Select the count source for the UiBRG register.
PCLKSTP1	PCKSTP12	Set to 0 when using f1.
UiTB	0 to 7	Set transmission data.
	8	- (does not need to be set) If necessary, set to 0.
	0 to 7	Reception data can be read.
UiRB	8, 11, 13 to 15	When read, the read value is undefined.
	OER	Overrun error flag
UiBRG	0 to 7	Set bit rate.
	SMD2 to SMD0	Set to 001b.
UiMR	CKDIR	Select internal clock or external clock.
UIVIR	4 to 6	Set to 0.
	IOPOL	Set to 0.
	CLK1 to CLK0	Select the count source for the UiBRG register.
	CRS	If CTS or RTS is used, select which function to use.
	TXEPT	Transmit register empty flag
UiC0	CRD	Enable or disable the $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ function.
	NCH	Select TXDi pin output mode. <sup>(2)</sup>
	CKPOL	Select the transmit/receive clock polarity.
UFORM		Select LSB first or MSB first.
	TE	Set to 1 to enable transmission/reception.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
UiC1	RI	Reception complete flag
	UjIRS	Select source of UARTj transmit interrupt.
	UjRRM	Set to 1 to use continuous receive mode.
	UiLCH	Set to 1 to use inverted data logic.
	UiERE	Set to 0.
UiSMR	0 to 7	Set to 0.
UiSMR2	0 to 7	Set to 0.
	0 to 2	Set to 0.
UiSMR3	NODC	Select clock output mode.
Ē	4 to 7	Set to 0.
UiSMR4	0 to 7	Set to 0.

	Table 23.8	Registers Used and	d Settings in Clock S	Synchronous Serial I/O Mode (1)	<b>/2)</b> (1)
--	------------	--------------------	-----------------------	---------------------------------	----------------

i = 0 to 2, 5 to 7 j = 2, 5 to 7

Notes:

- 1. This table does not describe a procedure.
- 2. The TXD2 pin is N-channel open drain output. Nothing is assigned to the NCH bit in the U2C0 register. If necessary, set it to 0.

Register	Bits	Function
	U0IRS	Select source of UART0 transmit interrupt.
	U1IRS	Select source of UART1 transmit interrupt.
	U0RRM	Set to 1 to use continuous receive mode.
UCON	U1RRM	Set to 1 to use continuous receive mode.
UCON	CLKMD0	Select the transmit/receive clock output pin when CLKMD1 is 1.
	CLKMD1	Set to 1 to output UART1 transmit/receive clock from two pins.
	RCSP	Set to 1 to separate the CTS0/RTS signal of UART0.
7		Set to 0.

# Table 23.9 Registers Used and Settings in Clock Synchronous Serial I/O Mode (2/2) <sup>(1)</sup>

Note:

1. This table does not describe a procedure.

(1) Example of Transmit Timing (Internal Clock Selected)
TE bit in the 1 I UiC1 register 0 ISet the data in the UiTB register.
TI bit in the 1 UiC1 register 0 Data is transferred from the UiTB register to the UARTi transmit register.
CTSi High TCLK Pulse stops because a high- Low Pulse stops because the TE bit is set to 0
TXDi D0XD1XD2XD3XD4XD5XD6XD7 XD0XD1XD2XD3XD4XD5XD6XD7 XD0XD1XD2XD3XD4XD5XD6XD7
TXEPT flag in 1 the UiC0 register 0
IR bit in the 1 SiTIC register 0
i = 0 to 2, 5 to 7 Set to 0 by an interrupt request acknowledgement or by a program.
The above timing diagram applies when the register bits are set as follows: • The CKDIR bit in the UiXR register = 0 (internal clock) • The CRD bit in the UiC0 register = 0 ( $\overline{CTS}/\overline{RTS}$ enabled), the CRS bit = 0 ( $\overline{CTS}$ selected) • The CKPOL bit in the UiC0 register = 0 ( $\overline{CTS}/\overline{RTS}$ enabled), the CRS bit = 0 ( $\overline{CTS}$ selected) • The UiIRS bit in the UiC1 or UCON register = 0 (an interrupt request occurs when the UiTB register becomes empty)
(2) Example of Receive Timing (External Clock Selected)
RE bit in the <sup>1</sup> UiC1 register <sub>0</sub> —
TE bit in the 1 UiC1 register 0 — Set the dummy data in the UiTB register.
TI bit in the 1 UiC1 register 0 Data is transferred from the UiTB register to the UARTi transmit register.
RTSi Low A low-level signal is applied when the UiRB register is read.
RI bit in the 1 receive register to the UiRB register 0
IR bit in 1 SiRIC register 0
Set to 0 by an interrupt request acknowledgement or by a program.
OER flag in the 1 UiRB register 0
i = 0 to 2, 5 to 7
The above timing diagram applies to the case where the register bits are set as follows: The CKDIR bit in the UiMR register = 1 (external clock) The CRD bit in the UiC0 register = 0 (CTS/RTS enabled), the CRS bit = 1 (RTS selected) Selected) Make sure the following conditions are met when input to the CLK pin before receiving data is high: The TE bit in the UiC1 register = 1 (transmit enabled) The CRD bit in the UiC1 register = 1 (receive enabled)
The CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and receive data taken in at the rising edge of the transmit/receive clock)
fEXT: Frequency of the external clock

Figure 23.5 Transmit/Receive Operation during Clock Synchronous Serial I/O Mode

## 23.3.1.1 Transmit/Receive Circuit Initialization

When the transmit/receive circuit needs to be initialized due to an interrupted transmission/reception, follow the procedures below:

- Initializing the UiRB register (i = 0 to 2, 5 to 7)
- (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode).
- (4) Set the RE bit in the UiC1 register to 1 (reception enabled).

• Initializing the UiTB register (i = 0 to 2, 5 to 7)

- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode).
- (3) Set the RE bit in the UiC1 register to 1 (transmission enabled), regardless of the value of the TE bit in the UiCi register.

# 23.3.1.2 CLK Polarity Select Function


Use the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) to select the transmit/receive clock polarity. Figure 23.6 shows the Transmit/Receive Clock Polarity.

(1) CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transmit/receive clock)          CLKi       A high-level signal is output from the CLKi pin when there is transmission/reception.         TXDi       D0       D1       D2       D3       D4       D5       D6       D7         RXDi       D0       D1       D2       D3       D4       D5       D6       D7
(2) CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transmit/receive clock) A low-level signal is output from the CLKi CLKi
<ul> <li>The CKDIR bit in the UiMR register is 0 (internal clock).</li> <li>The UFORM bit in the UiC0 register is 0 (LSB first).</li> <li>The UiLCH bit in the UiC1 register is 0 (no reverse).</li> <li>i = 0 to 2, 5 to 7</li> </ul>



### 23.3.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i = 0 to 2, 5 to 7) to select the bit order. Figure 23.7 shows the Bit Order.




#### Figure 23.7 Bit Order

## 23.3.1.4 Continuous Receive Mode

In continuous receive mode, receive operation is enabled when the receive buffer register is read. It is not necessary to write dummy data to the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operating mode.

When the UiRRM bit in the UiC1 or UCON register (i = 0 to 2, 5 to 7) is 1 (continuous receive mode), the TI bit in the UiC1 register is set to 0 (data present in the UiTB register) by reading the UiRB register. In this case (UiRRM bit = 1), do not write dummy data to the UiTB register by a program. When using an external clock, read the UiRB register between receiving the eighth bit of data and starting the next transmission.

Figure 23.8 shows Operation Example in Continuous Receive Mode.



### 23.3.1.5 Serial Data Logic Switching Function

When the UiLCH bit in the UiC1 register (i = 0 to 2, 5 to 7) is 1 (reverse), data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 23.9 shows Serial Data Logic.

(1) UiLCH bit in the UiC1 register = 0 (no reverse)	
Transmit/receive clock High	
TXDi High <u>D0 (D1 ) D2 (D3 ) D4 (D5 ) D6 (D7</u> (no reverse) Low	
(2) UiLCH bit in the UiC1 register = 1 (reverse)	
Transmit/receive clock	
TXDi         High         \(\not D0\)         \(\not D1\)         \(\not D3\)         \(\not D4\)         \(\not D5\)         \(\not D6\)         \(\not D7\)           (reverse)         Low	
<ul> <li>The above diagram assumes the following:</li> <li>The CKPOL bit in the UiC0 register is 0 (transmit data output at the falling edge of the transmit/receive clock).</li> <li>The UFORM bit in the UiC0 register is 0 (LSB first).</li> </ul>	
i = 0 to 2, 5 to 7	

# Figure 23.9 Serial Data Logic

## 23.3.1.6 Transmit/Receive Clock Output from Multiple Pins (UART1)

Use bits CLKMD1 to CLKMD0 in the UCON register to select one of the two transmit/receive clock output pins (see Figure 23.10). This function can be used when the selected transmit/receive clock for UART1 is an internal clock.




Figure 23.10 Transmit/Receive Clock Output from Multiple Pins

# 23.3.1.7 CTS/RTS Function

The  $\overline{\text{CTS}}$  function is used to start transmit/receive operation when a low-level signal is applied to the  $\overline{\text{CTSi}/\text{RTSi}}$  (i = 0 to 2, 5 to 7) pin. Transmit/receive operation begins when input to the  $\overline{\text{CTSi}/\text{RTSi}}$  pin becomes low. If the low-level signal is switched to high during a transmit or receive operation, the operation stops before the next data.

For the RTS function, the CTSi/RTSi pin outputs a low-level signal when the MCU is ready to receive. The output level becomes high on the first falling edge of the CLKi pin.

See Table 23.6 "Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transmit/Receive Clock Output Pin Function Not Selected)".

# 23.3.1.8 CTS/RTS Separate Function (UART0)

This function separates  $\overline{\text{CTS0}/\text{RTS0}}$ , outputs  $\overline{\text{RTS0}}$  from the P6\_0 pin, and inputs  $\overline{\text{CTS0}}$  from the P6\_4 pin. To use this function, set the register bits as shown below:

- The CRD bit in the U0C0 register= 0 (enable CTS/RTS of UART0)
- The CRS bit in the U0C0 register= 1 (output  $\overline{\text{RTS}}$  of UART0)
- The CRD bit in the U1C0 register= 0 (enable CTS/RTS of UART1)
- The CRS bit in the U1C0 register= 0 (input  $\overline{\text{CTS}}$  of UART1)
- The RCSP bit in the UCON register= 1 (inputs CTS0 from the P6\_4 pin)
- The CLKMD1 bit in the UCON register= 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, CTS/RTS of UART1 function cannot be used.




Figure 23.11 CTS/RTS Separate Function

# 23.3.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows data to be transmitted/received after setting the desired bit rate and bit order. Table 23.10 lists the UART Mode Specifications.

ltem	Specification				
	Character bits : Selectable from 7, 8, or 9 bits				
Data farmat	• Start bit : 1 bit				
Data format	Parity bit : Selectable from odd, even, or none				
	• Stop bit : Selectable from 1 bit or 2 bits				
	<ul> <li>The CKDIR bit in the UiMR register = 0 (internal clock):</li> </ul>				
Transmit/receive	$\frac{fj}{16(n+1)}$ fj = f1SIO, f2SIO, f8SIO, f32SIO n: Setting value of UiBRG register 00h to FFh				
clock	• CKDIR bit = 1 (external clock):				
	$\frac{fEXT}{16(n+1)}$ fEXT: Input from CLKi pin n: Setting value of UiBRG register 00h to FFh				
Transmission and reception control	Selectable from CTS function, RTS function, or CTS/RTS function disabled				
	To start transmission, satisfy the following requirements.				
Transmission	• The TE bit in the UiC1 register = 1 (transmission enabled)				
start conditions	• The TI bit in the UiC1 register = 0 (data present in the UiTB register)				
	• If the CTS function is selected, input on the CTSi pin is low.				
Reception start	To start reception, satisfy the following requirements.				
conditions	<ul> <li>The RE bit in the UiC1 register = 1 (reception enabled)</li> <li>Start bit detection.</li> </ul>				
	Transmit interrupt: One of the following can be selected: • The UiIRS bit in the UiC1 or UCON register = 0 (transmit buffer empty):				
	When transferring data from the UiTB register to the UARTi transmit register (at start of transmission)				
Interrupt request	• The UiIRS bit =1 (transmission completed):				
generation timing	When the serial interface completes sending data from the UARTi transmit register				
	Receive interrupt:				
	• When transferring data from the UARTi receive register to the UiRB register (at completion of				
	reception)				
	• Overrun error <sup>(1)</sup> This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receives the bit before the last stop bit of the next unit of data.				
	Framing error     This error accurs when the number of step bits set is not detected				
Error detection	This error occurs when the number of stop bits set is not detected. • Parity error				
	This error occurs when the number of 1's of the parity bit and character bits does not match the set value of the PRY bit in the UiMR register.				
	• Error sum flag				
	This flag becomes 1 when an overrun, framing, or parity error occurs.				
Selectable functions	• LSB first, MSB first selection				
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected				
	<ul> <li>Serial data logic switch This function reverses the logic of the transmit/receive data. The start and stop bits are not reversed.</li> </ul>				
	<ul> <li>TXD, RXD I/O polarity switch</li> </ul>				
	This function reverses the polarities of the TXD pin output and RXD pin input. The logic levels of all I/O				
	data are reversed.				
	Separate CTS/RTS pins (UART0)				
	$\overline{\text{CTSO}}$ and $\overline{\text{RTSO}}$ are input/output from separate pins.				
i = 0 to 2, 5 to 7					

Table 23.10	UART Mode	e Specifications
-------------	-----------	------------------

i = 0 to 2, 5 to 7 Note:

1. If an overrun error occurs, the receive data of the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 23.11 lists I/O Pin Functions in UART Mode. Table 23.12 lists the P6\_4 Pin Functions in UART Mode. Note that for a period from when the UARTi operating mode is selected to when transmission starts, the TXDi pin outputs a high-level signal. (If N-channel open drain output is selected, this pin becomes high-impedance.)

Pin Name	I/O	Function	Method of Selection	
TXDi	Output	Serial data output	(High-level output only when receiving.)	
	Input	Serial data input	Set the port direction bits sharing pins to 0.	
RXDi	Input	Input port	Set the port direction bits sharing pins to 0. (can be used as an input port only when transmitting.)	
CLKi	Input/ output	Input/output port	The CKDIR bit in the UiMR register = 0	
CLNI	Input	Transmit/receive	eive The CKDIR bit in the UiMR register = 1	
		clock input	Set the port direction bits sharing pins to 0.	
	Input		The CRD bit in the UiC0 register = 0	
		CTS input	The CRS bit in the UiC0 register = 0	
			Set the port direction bits sharing pins to 0.	
<b>CTSi/RTSi</b>	Output	RTS output	The CRD bit in the UiC0 register = 0	
			The CRS bit in the UiC0 register = 1	
	Input/ output	I/O port	The CRD bit in the UiC0 register = 1	

Table 23.11 I/O Pin Functions in UART Mode

i = 0 to 2, 5 to 7

Table 23.12	P6_4 Pin Functions in UART Mode
-------------	---------------------------------

	Bit Set Value				
Pin Function	U1C0 register		UCON register		PD6 register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P6_4	1	-	0	0	Input: 0, Output: 1
CTS1	0	0	0	0	0
RTS1	0	1	0	0	-
CTS0 <sup>(1)</sup>	0	0	1	0	0

- indicates either 0 or1.

Note:

1. In addition to these settings, set the CRD bit in the U0C0 register to 0 (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).

Table 23.13 Table 23.14 list the registers used and settings in UART mode.

Register	Bits	Function		
UCLKSEL0	OCOSEL0	Select clock prior to division for UART0 to UART2.		
UCENSEL	OCOSEL1	Select clock prior to division for UART5 to UART7.		
PCLKR	PCLK1	Select the count source for the UiBRG register.		
PCLKSTP1	PCKSTP12	Set to 0 when using f1.		
UiTB	0 to 8	Set transmission data. <sup>(2)</sup>		
	0 to 8	Reception data can be read. <sup>(2, 4)</sup>		
UiRB	OER, FER, PER, SUM	Error flag		
	11	When read, the read value is undefined.		
UiBRG	0 to 7	Set bit rate.		
		Set to 100b when character bit length is 7 bits.		
	SMD2 to SMD0	Set to 101b when character bit length is 8 bits.		
		Set to 110b when character bit length is 9 bits.		
UiMR	CKDIR	Select the internal clock or external clock.		
	STPS	Select number of stop bits.		
	PRY, PRYE	Select whether parity is included and whether odd or even.		
	IOPOL	Select the TXD/RXD input/output polarity.		
	CLK0, CLK1	Select the count source for the UiBRG register.		
	CRS	If $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ is used, select which function to use.		
	TXEPT	Transmit register empty flag		
UiC0	CRD	Enable or disable the CTS or RTS function.		
UICU	NCH	Select TXDi pin output mode. <sup>(3)</sup>		
	CKPOL	Set to 0.		
	UFORM	LSB first or MSB first can be selected when character bit length is 8 bits. Set to 0 when character bit length is 7 or 9 bits.		
	TE	Set to 1 to enable transmission.		
	TI	Transmit buffer empty flag		
	RE	Set to 1 to enable reception.		
UiC1	RI	Reception complete flag		
UICT	UjIRS	Select source of UARTj transmit interrupt.		
-	UjRRM	Set to 0.		
	UiLCH	Set to 1 to use reversed data logic.		
	UiERE	Set to 0.		
UiSMR	0 to 7	Set to 0.		
UiSMR2	0 to 7	Set to 0.		
UiSMR3	0 to 7	Set to 0.		
UiSMR4	0 to 7	Set to 0.		

Table 23.13 Registers Used and Settings in UART Mode (1/2) <sup>(1)</sup>

i = 0 to 2, 5 to 7 j = 2, 5 to 7

Notes:

- 1. This table does not describe a procedure.
- 2. The bits used for transmit/receive data are as follows: Bits 0 to 6 when character bit length is 7 bits; bits 0 to 7 when character bit length is 8 bits; bits 0 to 8 when character bit length is 9 bits.
- 3. The TXD2 pin is an N-channel open drain output. Nothing is assigned to the NCH bit in the U2C0 register. If necessary, set it to 0.
- 4. The values of bits 7 and 8 are undefined when character bit length is 7 bits. The values of bit 8 is undefined when character bit length is 8 bits.

Register	Bits	Function		
	U0IRS	Select source of UART0 transmit interrupt.		
	U1IRS	Select source of UART1 transmit interrupt.		
	U0RRM	Set to 0.		
UCON	U1RRM	Set to 0.		
UCON	CLKMD0	Invalid because CLKMD1 is 0		
	CLKMD1	Set to 0.		
	RCSP	Set to 1 to input $\overline{\text{CTS0}}$ signal of UART0 from the P6_4 pin.		
	7	Set to 0.		

Table 23.14 Registers Used and Settings in UART Mode (2/2) <sup>(1)</sup>

Note:

1. This table does not describe a procedure.




Figure 23.12 Transmit Timing in UART Mode




Figure 23.13 Receive Timing in UART Mode

# 23.3.2.1 Bit Rate

In UART mode, the frequency set by the UiBRG register (i = 0 to 2, 5 to 7) divided by 16 becomes the bit rate.

The setting value (n) of the UiBRG register is calculated by the following formula:

$$\label{eq:n} \begin{split} n \ &= \ \frac{fj}{bitrate(bps)\times 16} - 1 \\ fj = f1SIO, \ f2SIO, \ f8SIO, \ f32SIO \end{split}$$

n = 00h to FFh

Table 23.15 lists Example Bit Rates and Settings.

	1			
Bit Rate	Count Source	Peripheral Function Clock f1: 16 MHz		
	of UiBRG	Set value of	Dit rate (bps)	
(bps)		UiBRG: n	Bit rate (bps)	
1200	f8SIO	103 (67h)	1202	
2400	f8SIO	51 (33h)	2404	
4800	f8SIO	25 (19h)	4808	
9600	f1SIO	103 (67h)	9615	
14400	f1SIO	68 (44h)	14493	
19200	f1SIO	51 (33h)	19231	
28800	f1SIO	34 (22h)	28571	
31250	f1SIO	31 (1Fh)	31250	
38400	f1SIO	25 (19h)	38462	
51200	f1SIO	19 (13h)	50000	
Mata	•	•	•	

#### Table 23.15 Example Bit Rates and Settings <sup>(1)</sup>

Note:

1. These values apply when the OCOSEL0 bit or OCOSEL1 bit in the UCLKSEL0 register is 0 (f1).

#### 23.3.2.2 Transmit/Receive Circuit Initialization

When the transmit/receive circuit needs to be initialized due to an interrupted transmission/reception, follow the procedures below.

- Initializing the UiRB register (i = 0 to 2, 5 to 7)
- (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
- (2) Set the RE bit in the UiC1 register to 1 (reception enabled).
- Initializing the UiTB register
  - (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
  - (2) Reset bits SMD2 to SMD0 in the UiMR register to 001b, 101b, and 110b.
  - (3) Set 1 (transmission enabled), regardless of the set value to the TE bit in the UiC1 register.

## 23.3.2.3 LSB First/MSB First Select Function

As shown in Figure 23.14, the bit order can be selected by setting the UFORM bit in the UiC0 register. This function is enabled when the character bit length is 8 bits.

(1) UFORM bit in the UiC0 register = 0 (LSB first)				
TXDi ST DO X D1 X D2 X D3 X D4 X D5 X D6 X D7 X P Y SP				
RXDi ST (D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7 X P Y SP				
(2) UFORM bit in the UiC0 register = 1 (MSB first)				
TXDi ST \ D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \ P \ SP				
RXDi ST \ D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \ P \ SP				
<ul> <li>ST: Start bit</li> <li>P: Parity bit</li> <li>SP: Stop bit</li> <li>i = 0 to 2, 5 to 7</li> <li>The above diagram assumes the following:</li> <li>The CKPOL bit in the UiC0 register is 0 (transmit data output at the falling edge and the</li> </ul>				
<ul> <li>The CKPOL bit in the UiC0 register is 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transmit/receive clock).</li> <li>The UiLCH bit in the UiC1 register is 0 (no reverse).</li> <li>The STPS bit in the UiMR register is 0 (one stop bit).</li> <li>The PRYE bit in the UiMR register is 1 (parity enabled).</li> </ul>				

Figure 23.14 Bit Order

# 23.3.2.4 Serial Data Logic Switching Function

The logic of the data written to the UiTB register is reversed and then transmitted. Similarly, the reversed logic of the received data is read when the UiRB register is read. Figure 23.15 shows Serial Data Logic.

Transmit/ receive clock	
TXDi (no reverse)	High Low ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P ) SP
(2) UiLCH bit ir	n the UiC1 register = 1 (reverse)
Transmit/ receive clock	
TXDi (reverse)	High Low ST ( D0 ( D1 ) D2 ( D3 ) D4 ( D5 ) D6 ) D7 ( P ) SP
ST : Start I P : Parity SP : Stop I i = 0 to 2, 5	bit Dit
- The Ck the trar - The UF - The ST	e diagram assumes the following: (POL bit in the UiC0 register is 0 (transmit data output at the falling edge of nsmit/receive clock). FORM bit in the UiC0 register is 0 (LSB first). (PS bit in the UiMR register is 0 (one stop bit). RYE bit in the UiMR register is 1 (parity enabled).

Figure 23.15 Serial Data Logic

# 23.3.2.5 TXD and RXD I/O Polarity Reverse Function

This function reverses the polarities of the TXDi pin output and RXDi pin input. The logic levels of all input/output data (including bits for start, stop, and parity) are reversed. Figure 23.16 shows TXD and RXD I/O Polarity Reversal.

Transmit/receive clock TXDi (no reverse) RXDi (no reverse)	High Low High Low High Low High Low ST (D0 (D1 (D2 (D3 (D4 (D5 (D6 (D7 (P) SP))))))) ST (D0 (D1 (D2 (D3 (D4 (D5 (D6 (D7 (P) SP)))))))))))))))))))))))))))))))))	
(2) IOPOL bit in the	ne UiMR register = 1 (reverse)	
Transmit/receive clock TXDi (reverse) RXDi (reverse)	$\begin{array}{c} \text{High}\\ \text{Low}\\ \text{High}\\ \text{Low}\\ \text{High}\\ \text{High}\\ \text{Low}\\ \text{High}\\ \text{Low}\\ \text{ST} \left( \begin{array}{c} \overline{\text{D0}} \\ \overline{\text{D1}} \\ \overline{\text{D2}} \\ \overline{\text{D3}} \\ \overline{\text{D3}} \\ \overline{\text{D4}} \\ \overline{\text{D5}} \\ \overline{\text{D5}} \\ \overline{\text{D6}} \\ \overline{\text{D7}} \\ \overline{\text{P}} \\ \overline{\text{SP}} \\ \overline{\text{SP}} \\ \end{array}$	
ST: Start bit P : Parity bit SP: Stop bit i = 0 to 2, 5 to 7		
<ul> <li>The above diagram assumes the following:</li> <li>The UFORM bit in the UiC0 register is 0 (LSB first).</li> <li>The STPS bit in the UiMR register is 0 (one stop bit).</li> <li>The PRYE bit in the UiMR register is 1 (parity enabled).</li> <li>The UiLCH bit in the UiC1 register is 0 (serial data logic not reversed).</li> </ul>		

Figure 23.16 TXD and RXD I/O Polarity Reversal

# 23.3.2.6 CTS/RTS Function

The  $\overline{\text{CTS}}$  function is used to start transmit operation when a low-level signal is applied to the  $\overline{\text{CTSi}/\text{RTSi}}$  (i = 0 to 2, 5 to 7) pin. Transmit operation begins when input to the  $\overline{\text{CTSi}/\text{RTSi}}$  pin becomes low. If the low-level signal is switched to high during a transmit operation, the operation stops after the ongoing transmit/receive operation is completed.

When the RTS function is used, the CTSi/RTSi pin outputs a low-level signal when the MCU is ready to receive. The output level becomes high when a start bit is detected.

See Table 23.11 "I/O Pin Functions in UART Mode".

# 23.3.2.7 CTS/RTS Separate Function (UART0)

This function separates  $\overline{\text{CTS0}}$  and  $\overline{\text{RTS0}}$ , outputs  $\overline{\text{RTS0}}$  from the P6\_0 pin, and inputs  $\overline{\text{CTS0}}$  from the P6\_4 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register= 0 (enable CTS/RTS of UART0)
- The CRS bit in the U0C0 register= 1 (output RTS of UART0)
- The CRD bit in the U1C0 register= 0 (enable CTS/RTS of UART1)
- The CRS bit in the U1C0 register= 0 (input  $\overline{\text{CTS}}$  of UART1)
- The RCSP bit in the UCON register= 1 (inputs  $\overline{\text{CTS0}}$  from the P6\_4 pin)
- The CLKMD1 bit in the UCON register= 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, CTS/RTS function of UART1 cannot be used.




Figure 23.17 CTS/RTS Separate Function

# 23.3.3 Special Mode 1 (I<sup>2</sup>C Mode)

I<sup>2</sup>C mode supports the simplified I<sup>2</sup>C interface. Table 23.16 lists the specifications of I<sup>2</sup>C mode. Table 23.18 and Table 23.19 list the registers used in I<sup>2</sup>C mode and the register settings. Table 23.20 lists the I<sup>2</sup>C Mode Specifications. Figure 23.18 shows I<sup>2</sup>C Mode Block Diagram.

As shown in Table 23.20, the MCU is placed in I<sup>2</sup>C mode by setting bits SMD2 to SMD0 in the UiMR register to 010b and the IICM bit in the UiSMR register to 1. Because SDAi transmit output includes a delay circuit, SDAi output changes states after SCLi becomes low and remains stable.


Item	Specification		
Data format	Character bit length: 8 bits		
	<ul> <li>Master mode</li> <li>CKDIR bit in the UiMR register = 0 (internal clock):</li> </ul>		
Transmit/receive clock	$\frac{fj}{2(n+1)}$ fj = f1SIO, f2SIO, f8SIO, f32SIO		
	n = setting value of the UiBRG register 00h to FFh		
	<ul> <li>Slave mode CKDIR bit = 1 (external clock): Input from the SCLi pin</li> </ul>		
Transmission start	To start transmission, satisfy the following requirements. <sup>(1)</sup>		
conditions	<ul> <li>The TE bit in the UiC1 register = 1 (transmission enabled)</li> </ul>		
	<ul> <li>The TI bit in the UiC1 register = 0 (data present in UiTB register)</li> </ul>		
	To start reception, satisfy the following requirements. <sup>(1)</sup>		
Reception start conditions	<ul> <li>The RE bit in the UiC1 register = 1 (reception enabled)</li> </ul>		
Reception start conditions	<ul> <li>The TE bit in the UiC1 register = 1 (transmission enabled)</li> </ul>		
	• The TI bit in the UiC1 register = 0 (data present in the UiTB register)		
	Transmission interrupt		
	<ul> <li>Acknowledge undetected or transmit</li> </ul>		
Interrupt request	Reception interrupt		
generation timing	Acknowledge undetected or receive		
	Start/stop condition detect interrupt		
	Start or stop condition detected		
	Overrun error <sup>(2)</sup>		
Error detection	This error occurs if the serial interface starts receiving the next unit of data		
	before reading the UiRB register and receives the eighth bit of the unit of		
	next data.		
	Arbitration lost		
	Timing that the ABT bit in the UiRB register is updated can be selected.		
	• SDAi digital delay		
Selectable functions	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles can be selected.		
	Clock phase setting		
	With or without clock delay can be selected.		
i = 0 to 2 E to 7	· · · · · · · · · · · · · · · · · · ·		

Table 23.16 I<sup>2</sup>C Mode Specifications

i = 0 to 2, 5 to 7

Notes:

- 1. When an external clock is selected, the conditions must be met while the external clock is in the high state.
- 2. If an overrun error occurs, the received data of the UiRB register will be undefined.






Table 23.17 I/O Pin Functions in I<sup>2</sup>C Mode

Pin Name	I/O	Function
SCLi <sup>(1)</sup>	Input/output	Clock input or output
SDAi <sup>(1)</sup>	Input/output	Data input or output

i = 0 to 2, 5 to 7

Note:

<sup>1.</sup> Pins CLKi and CTSi/RTSi are not used (they can be used as I/O ports).

<b>D</b>	D'	Function		
Register Bits		Master	Slave	
UCLKSEL0 OCOSEL1		Select clock prior to division for UART0 to UART2.	Select clock prior to division for UART0 to UART2.	
		Select clock prior to division for UART5 to UART7.	Select clock prior to division for UART5 to UART7.	
PCLKR	PCLK1	Select the count source for the UiBRG register.	Select the count source for the UiBRG register.	
PCLKSTP1	PCKSTP12	Set to 0 when using f1.	Set to 0 when using f1.	
UiTB	0 to 7	Set transmission data.	Set transmission data.	
UIID	8	- (does not need to be set)	- (does not need to be set)	
	0 to 7	Reception data can be read.	Reception data can be read.	
	8	ACK or NACK is set in this bit.	ACK or NACK is set in this bit.	
UiRB	ABT	Arbitration lost detection flag	Disabled	
	OER	Overrun error flag	Overrun error flag	
	13 to 15	When read, the read value is undefined.	When read, the read value is undefined.	
UiBRG	0 to 7	Set a bit rate.	Disabled	
	SMD2 to SMD0	Set to 010b.	Set to 010b.	
UiMR	CKDIR	Set to 0.	Set to 1.	
	4 to 6	Set to 0.	Set to 0.	
	IOPOL	Set to 0.	Set to 0.	
	CLK1, CLK0	Select the count source for the UiBRG register.	Disabled	
	CRS	Disabled because CRD is 1	Disabled because CRD is 1	
	TXEPT	Transmit register empty flag	Transmit register empty flag	
UiC0	CRD <sup>(3)</sup>	Set to 1.	Set to 1.	
	NCH	Set to 1. <sup>(2)</sup>	Set to 1. <sup>(2)</sup>	
	CKPOL	Set to 0.	Set to 0.	
	UFORM	Set to 1.	Set to 1.	
	TE	Set to 1 to enable transmission.	Set to 1 to enable transmission.	
	TI	Transmit buffer empty flag	Transmit buffer empty flag	
UiC1	RE	Set to 1 to enable reception.	Set to 1 to enable reception.	
	RI	Reception complete flag	Reception complete flag	
	UjIRS	Set to 1.	Set to 1.	
	UjRRM, UiLCH, UiERE	Set to 0.	Set to 0.	
	IICM	Set to 1.	Set to 1.	
UiSMR	ABC	Select the timing that arbitration lost is detected.	Disabled	
	BBS	Bus busy flag	Bus busy flag	
	3 to 7	Set to 0.	Set to 0.	

 Table 23.18
 Registers Used and Settings in I<sup>2</sup>C Mode (1/2) <sup>(1)</sup>

i = 0 to 2, 5 to 7 j = 2, 5 to 7

Notes:

1. This table does not describe a procedure.

2. The TXD2 pin is N-channel open drain output. Nothing is assigned to the NCH bit in the U2C0 register. If necessary, set it to 0.

3. When using UART1 in I<sup>2</sup>C mode, to enable the CTS/RTS separate function of UART0, set the CRD bit in the U1C0 register to 0 (CTS/RTS enabled) and the CRS bit to 0 (CTS input).

Register Bits		Function		
Register	Bits	Master	Slave	
UiSMR2	IICM2	See Table 23.20 "I <sup>2</sup> C Mode Functions".	See Table 23.20 "I <sup>2</sup> C Mode Functions".	
	CSC	Set to 1 to enable clock synchronization.	Set to 0.	
	SWC	Set to 1 to fix SCLi output to low at the falling edge of the ninth bit of clock.	Set to 1 to fix SCLi output to low at the falling edge of the ninth bit of clock.	
	ALS	Set to 1 to stop SDAi output when arbitration lost is detected.	Set to 0.	
	STAC	Set to 0.	Set to 1 to initialize UARTi at start condition detection.	
	SWC2	Set to 1 to forcibly pull SCLi output low.	Set to 1 to forcibly pull SCLi output low.	
	SDHI	Set to 1 to disable SDAi output.	Set to 1 to disable SDAi output.	
	7	Set to 0.	Set to 0.	
0, 2, 4 NODC		Set to 0.	Set to 0.	
UiSMR3	СКРН	See Table 23.20 "I <sup>2</sup> C Mode Functions".	See Table 23.20 "I <sup>2</sup> C Mode Functions".	
	DL2 to DL0	Set the amount of SDAi digital delay.	Set the amount of SDAi digital delay.	
	STAREQ	Set to 1 to generate start condition.	Set to 0.	
	RSTAREQ	Set to 1 to generate restart condition.	Set to 0.	
	STPREQ	Set to 1 to generate stop condition.	Set to 0.	
	STSPSEL	Set to 1 to output each condition.	Set to 0.	
UiSMR4	ACKD	Select ACK or NACK.	Select ACK or NACK.	
Clonici	ACKC	Set to 1 to output ACK data.	Set to 1 to output ACK data.	
	SCLHI	Set to 1 to stop SCLi output when stop condition is detected.	Set to 0.	
	SWC9	Set to 0.	Set to 1 to set the SCLi to remain low at the falling edge of the ninth bit of clock.	
	U0IRS	Set to 1.	Set to 1.	
	U1IRS	Set to 1.	Set to 1.	
	U0RRM	Set to 0.	Set to 0.	
UCON	U1RRM	Set to 0.	Set to 0.	
UCON	CLKMD0	Set to 0.	Set to 0.	
	CLKMD1	Set to 0.	Set to 0.	
	RCSP	Set to 0.	Set to 0.	
	7	Set to 0.	Set to 0.	

Table 23.13 Registers Used and Settings in $I^{-}$ C would $(2/2)^{1/2}$	Table 23.19	Registers Used and Settings in I <sup>2</sup> C Mode (2/2) <sup>(1)</sup>
--	-------------	---

i = 0 to 2, 5 to 7 j = 2, 5 to 7

Note:

1. This table does not describe a procedure.

In I<sup>2</sup>C mode, functions and timings vary depending on the combination of the IICM2 bit in the UiSMR2 register and CKPH bit in the UiSMR3 register. Figure 23.19 shows Transfer to UiRB Register and Interrupt Timing. See Figure 23.19 for the timing of transferring to the UiRB register, the bit position of the data stored in the UiRB register, types of interrupts, interrupt requests, and DMA request generation timing.

Table 23.20 "I<sup>2</sup>C Mode Functions" lists comparison of other functions in clock synchronous serial I/O mode with I<sup>2</sup>C mode.


		I <sup>2</sup> C Mode (SMD2 to S	MD0 = 010b, IICM = 1	)		
	Clock Synchronous Serial	IICM2 = 0		IICM2 = 1		
Function			(NACK/ACK Interrupt)		(UART Transmit/Receive Interrupt)	
	= 001b, IICM = 0)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	
Start and stop condition detect interrupts	-	Start condition detection or stop condition det (See Figure 23.21 "STSPSEL Bit Functions")		ection		
Transmission, NACK interrupt <sup>(2)</sup>	UARTi transmission Transmission started or completed (selected by UiIRS)	detection (NACK)		UARTi transmission Rising edge of SCLi 9th bit	UARTi transmission Falling edge of SCLi next to the 9th bit	
Reception, ACK interrupt <sup>(2)</sup>	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	5		UARTi reception Falling edge of SCLi 9th bit		
Timing for transferring data from UART reception shift register to UiRB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of SCLi 9th bit		Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit	
UARTi transmission output delay	Not delayed	Delayed				
Noise filter width	15 ns	200 ns				
Read RXDi and SCLi pin levels	Possible when the corresponding port direction bit = 0	Always possible no matter how the correspor		nding port direction bit is set		
Initial value of TXDi and SDAi outputs	CKPOL = 0 (high) CKPOL = 1 (low)	The value set in the port register before settin		ng I <sup>2</sup> C mode <sup>(1)</sup>		
Initial and end values of SCLi	-	High Low		High	Low	
DMA1, DMA3 Factor (2)	UARTi reception	Acknowledgment detection (ACK)		UARTi reception Falling edge of SCLi 9th bit		
Read received data	1st to 8th bits of the received data are stored in bits 0 to 7 in the UiRB register.	1st to 8th bits of the received data are stored in bits 7 to 0 in the UiRB register.		1st to 7th bits of the received data are stored in bits 6 to 0 in the UiRB register. 8th bit is stored into bit 8 in the UiRB register.	When reading by reception interrupt, 1st to 7th bits of the received data are stored in bits 6 to 0 in the UiRB register. 8th bit is stored to bit 8 in the UiRB register. When reading by transmission interrupt, 1st to 8th bits are stored to bits 7 to 0 in the UiRB register.	


Table 23.20 I<sup>2</sup>C Mode Functions

i = 0 to 2, 5 to 7

SMD2 to SMD0: Bits in the UiMR register CKPOL: Bit in the UiC0 register IICM: Bit in the UiSMR register IICM2: Bit in the UiSMR2 register CKPH: Bit in the UiSMR3 register Notes:

- 1. Set the initial value of SDAi output while bits SMD2 to SMD0 in the UiMR register are 000b (serial interface disabled).
- 2. See Figure 23.19 "Transfer to UiRB Register and Interrupt Timing".





# 23.3.3.1 Detecting Start and Stop Conditions

This function determines whether a start or stop condition has been detected.

A start condition detect interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in a high state. A stop condition detect interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in a high state.

Because the start and stop condition detect interrupts share an interrupt control register and vector, check the BBS bit in the UiSMR register to determine which interrupt source is requesting the interrupt.




Figure 23.20 Detecting Start and Stop Conditions

# 23.3.3.2 Outputting Start and Stop Conditions

A start condition is generated by setting the STAREQ bit in the UiSMR4 register (i = 0 to 2, 5 to 7) to 1 (start).

A restart condition is generated by setting the RSTAREQ bit in the UiSMR4 register to 1 (start).

A stop condition is generated by setting the STPREQ bit in the UiSMR4 register to 1 (start). The output procedure is as follows:

- (1) Set the STAREQ bit, RSTAREQ bit, or STPREQ bit to 1 (start).
- (2) Set the STSPSEL bit in the UiSMR4 register to 1 (output).

The functions of the STSPSEL bit are shown in Table 23.21 and Figure 23.21.

Table 23.21 S	<b>TSPSEL Bit Functions</b>
---------------	-----------------------------

Function	STSPSEL = 0	STSPSEL = 1
Output of pins SCLi and SDAi	Output of transmit/receive clock and data Output of start/stop condition is accomplished by a program using ports (not automatically generated in hardware).	Output of a start/stop condition according to bits STAREQ, RSTAREQ, and STPREQ
Start/stop condition interrupt request generation timing	Detection of start/stop condition	Completion of start/stop condition generation




Figure 23.21 STSPSEL Bit Functions

## 23.3.3.3 Arbitration

Unmatching of the transmit data and SDAi pin input data is checked in synchronization with the rising edge of SCLi. Use the ABC bit in the UiSMR register to select the point at which the ABT bit in the UiRB register is updated. If the ABC bit is 0 (update every bit), the ABT bit becomes 1 (unmatching detected) at the same time unmatching is detected during check, and becomes 0 (undetected) when not detected. When setting the ABC bit to 1, if unmatching is ever detected, the ABT bit becomes 1 at the falling edge of the clock pulse of the ninth bit. If the ABT bit needs to be updated every byte, set the ABT bit to 0 after detecting an acknowledge for the first byte, and before transmitting/receiving the next byte.

Setting the ALS bit in the UiSMR2 register to 1 (SDA output stop enabled) causes an arbitration-lost to occur, in which case the SDAi pin becomes high-impedance at the same time the ABT bit becomes 1

# 23.3.3.4 Transmit/Receive Clock

The transmit/receive clock is used to transmit/receive data as is shown in Figure 23.19.

The CSC bit in the UiSMR2 register is used to synchronize an internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. When setting the CSC bit to 1 (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the value of the UiBRG register is reloaded with and starts counting the low-level intervals. If the internal SCLi changes from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transmit/receive clock is equivalent to AND of the internal SCLi and the clock signal applied to the SCLi pin. The transmit/receive clock works from a half cycle before the falling edge of the internal SCLi first bit to the rising edge of the ninth bit. To use this function, select an internal clock for the transmit/receive clock.

The SWC bit in the UiSMR2 register determines whether the SCLi pin is fixed low or released from low-level output at the falling edge of the ninth clock pulse.

When setting the SCLHI bit in the UiSMR4 register to 1 (enabled), SCLi output is turned off (becomes high-impedance) when a stop condition is detected.

When the SWC2 bit in the UiSMR2 register is set to 1 (low output), a low-level signal can be forcibly output from the SCLi pin even while transmitting or receiving data. When setting the SWC2 bit to 0 (transmit/receive clock), a low-level signal output from the SCLi pin is cancelled, and the transmit/receive clock is input and output.

If the SWC9 bit in the UiSMR4 register is set to 1 (SCL hold low enabled) when the CKPH bit in the UiSMR3 register is 1, the SCLi pin is fixed low at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit to 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

## 23.3.3.5 SDA Output

The values written to bits 7 to 0 (D7 to D0) in the UiTB register are output in descending order from D7. The ninth bit (D8) is ACK or NACK.

Set the initial value of SDAi transmit output when IICM bit in the UiSMR register is 1 (I<sup>2</sup>C mode) and bits SMD2 to SMD0 in the UiMR register are 000b (serial interface disabled).

Bits DL2 to DL0 in the UiSMR3 register allow the addition of no delays or a delay of 1 to 8 UiBRG count source clock cycles to the SDAi output.

Setting the SDHI bit in the UiSMR2 register to 1 (SDA output disabled) forces the SDAi pin to become high-impedance. Do not write to the SDHI bit at the rising edge of the UARTi transmit/receive clock as the ABT bit in the UiRB register may inadvertently become 1 (detected).

## 23.3.3.6 SDA Input

When the IICM2 bit in the UiSMR2 register is 0, the first to eighth bits (D7 to D0) of received data are stored in bits 7 to 0 in the UiRB register. The ninth bit (D8) is ACK or NACK.

When the IICM2 bit is 1, the first to seventh bits (D7 to D1) of received data are stored in bits 6 to 0 in the UiRB register and the eighth bit (D0) is stored in bit 8 in the UiRB register. Even when the IICM2 bit is 1, the same data as when the IICM2 bit is 0 can be read, provided the CKPH bit in the UiSMR3 register is 1. To read the data, read the UiRB register after the rising edge of ninth bit of the clock.

# 23.3.3.7 ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to 0 (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit in the UiSMR2 register is 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the ninth bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the ninth bit of the transmit clock.

If ACKi is selected to generate a DMA1 or DMA3 request source, a DMA transfer can be activated by detecting an acknowledge.

# 23.3.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit in the UiSMR2 register is 1 (UARTi initialization enabled), the serial interface operates as described below.

- The transmit shift register is initialized, and the contents of the UiTB register are transferred to the transmit shift register. In this way, the serial interface starts sending data when the next clock pulse is applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output in synchronization with the input clock.
- The receive shift register is initialized, and the serial interface starts receiving data when the next clock pulse is applied.
- The SWC bit in the UiSMR2 register becomes 1 (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI bit in the UiC1 register does not change state. Select the external clock as the transmit/receive clock to start UARTi transmission/reception with this setting.

#### 23.3.4 Special Mode 2

Special mode 2 supports serial communication between one or multiple master devices and multiple slaves devices. The transmit/receive clock polarity and phase are selectable. Table 23.22 lists the Special Mode 2 Specifications.

Item	Specification		
Data format	Character data length: 8 bits		
Transmit/receive clock	• Master mode The CKDIR bit in the UiMR register = 0 (internal clock): $\frac{fj}{2(n+1)}$ fj = f1SIO, f2SIO, f8SIO, f32SIO n: Setting value of UiBRG register 00h to FFh		
Transmit/receive control	Controlled by I/O ports		
Transmission start Conditions	To start transmission, satisfy the following • The TE bit in the UiC1 register • The TI bit in the UiC1 register	g requirements. <sup>(1)</sup> = 1 (transmission enabled) = 0 (data present in UiTB register)	
Reception start Conditions	To start reception, satisfy the following requirements. (1)• The RE bit in the UiC1 register= 1 (reception enabled)• The TE bit= 1 (transmission enabled)• The TI bit= 0 (data present in the UiTB register)		
Interrupt request generation timing	<ul> <li>Transmit interrupt: One of the following can be selected.</li> <li>The UiIRS bit in the UiC1 or UCON register = 0 (transmit buffer empty): When transferring data from the UiTB register to the UARTi transmit register (at start of transmission)</li> <li>The UiIRS bit =1 (transmission completed): When the serial interface completed sending data from the UARTi transmit register Receive interrupt:</li> <li>When transferring data from the UARTi receive register to the UiRB register (at completion of reception)</li> </ul>		
Error detection	Overrun error <sup>(2)</sup> This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receives the 7th bit of the next unit of data.		
Selectable functions	<ul> <li>CLK polarity selection Data input/output can be chosen to occur synchronously with the rising or the falling edge of the transmit/receive clock.</li> <li>LSB first, MSB first selection Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected.</li> <li>Continuous receive mode selection Reception is enabled immediately by reading the UiRB register.</li> <li>Switching serial data logic This function reverses the logic value of the transmit/receive data.</li> <li>Clock phase setting Selectable from four combinations of transmit/receive clock polarities and phases</li> </ul>		

Table 23.22 Special Mode 2 Specifications

#### i = 0 to 2, 5 to 7

Notes:

- 1. When an external clock is selected, either of the following conditions must be met. If the CKPOL bit in the UiC0 register is 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transmit/receive clock), the external clock is in high state; if the CKPOL bit is 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transmit/receive clock), the external clock is in high state; if the transmit/receive clock), the external clock is in high state; if the transmit/receive clock), the external clock is in low state.
- 2. If an overrun error occurs, the received data of the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.




Figure 23.22 Serial Bus Communication Control Example (UART2)

Table 23.23	I/O Pin	<b>Functions in</b>	Special	Mode 2
-------------	---------	---------------------	---------	--------

Pin Name	I/O	Function	Method of Selection	
	Output	Clock output	The CKDIR bit in the UiMR register = 0	
CLKi	Input	Clock input	The CKDIR bit in the UiMR register = 1	
			Set the port direction bits sharing pins to 0.	
TXDi	Output	Serial data output	(Dummy data is output when performing reception only.)	
	Input Serial data input Set the port direction bits sharing pins to 0.		Set the port direction bits sharing pins to 0.	
RXDi	Input Input por	Input port	Set the port direction bits sharing pins to 0. (can be used as	
input			an input port only when transmitting)	

i = 0 to 2, 5 to 7

Pins CLKi and CTSi/RTSi are not used. (They can be used as I/O ports.)

Register	Bits	Function			
	OCOSEL0	Select clock prior to division for UART0 to UART2.			
UCLKSEL0	OCOSEL1	Select clock prior to division for UART5 to UART7.			
PCLKR	PCLK1	Select the count source for the UiBRG register.			
PCLKSTP1	PCKSTP12	Set to 0 when using f1.			
UiTB	0 to 7	Set transmission data.			
UILD	8	- (does not need to be set) If necessary, set to 0.			
	0 to 7	Reception data can be read.			
UIRB OER		Overrun error flag			
	8, 11, 13 to 15	When read, the read value is undefined.			
UiBRG	0 to 7	Set bit rate.			
	SMD2 to SMD0	Set to 001b.			
	CKDIR	Set to 0 in master mode or 1 in slave mode.			
UiMR	4 to 6	Set to 0.			
	IOPOL	Set to 0.			
	CLK0, CLK1	Select the count source for the UiBRG register.			
	CRS	Disabled because CRD is 1			
	TXEPT	Transmit register empty flag			
	CRD	Set to 1.			
UiC0	NCH	Select TXDi pin output format. <sup>(2)</sup>			
		Clock phases can be set in combination with the CKPH bit in the			
	CKPOL	UiSMR3 register.			
	UFORM	Select the LSB first or MSB first.			
	TE	Set to 1 to enable transmission/reception.			
	TI	Transmit buffer empty flag			
	RE	Set to 1 to enable reception.			
	RI	Reception complete flag			
UiC1	UjIRS	Select UARTj transmit interrupt source.			
	UjRRM	Set to 1 to use continuous receive mode.			
	UiLCH	Set to 1 to use inverted data logic.			
	UiERE	Set to 0.			
UiSMR	0 to 7	Set to 0.			
UiSMR2	0 to 7	Set to 0.			
Clock phases can be set in com		Clock phases can be set in combination with the CKPOL bit in the			
	СКРН	UiC0 register.			
UiSMR3	NODC	Set to 0.			
	0, 2, 4 to 7	Set to 0.			
UiSMR4	0 to 7	Set to 0.			
	U0IRS	Select UART0 transmit interrupt source.			
	U1IRS	Select UART1 transmit interrupt source.			
	UORRM	Set to 1 to use continuous receive mode.			
UCON	U1RRM	Set to 1 to use continuous receive mode.			
	CLKMD0	Disabled because CLKMD1 is 0			
	CLKMD1, RCSP, 7	Set to 0.			
	i = 0 to 2.5 to 7 $i = 2.5$ to 7				

Table 23.24 Registers Used and Settings in Special Mode 2 (1)

i = 0 to 2, 5 to 7 j = 2, 5 to 7

Notes:

- 1. This table does not describe a procedure.
- 2. The TXD2 pin is N-channel open drain output. Nothing is assigned to the NCH bit in the U2C0 register. Only write 0 to this bit.

# 23.3.4.1 Clock Phase Setting Function

One of four combinations of transmit/receive clock phases and polarities can be selected using the CKPH bit in the UiSMR3 register and the CKPOL bit in the UiC0 register.

Make sure the transmit/receive clock polarity and phase are the same for the master and slave devices to be used for communication.

Figure 23.23 shows the Transmit/Receive Timing in Master Mode (Internal Clock).

Figure 23.24 shows the Transmit/Receive Timing (CKPH = 0) in Slave Mode (External Clock) while Figure 23.25 shows the Transmit/Receive Timing (CKPH = 1) in Slave Mode (External Clock).




Figure 23.23 Transmit/Receive Timing in Master Mode (Internal Clock)




Figure 23.24 Transmit/Receive Timing (CKPH = 0) in Slave Mode (External Clock)




Figure 23.25 Transmit/Receive Timing (CKPH = 1) in Slave Mode (External Clock)

# 23.3.5 Special Mode 3 (IE Mode)

In this mode, 1 bit of IEBus is approximated by 1 byte of UART mode waveform.

Table 23.25 lists the Registers Used and Settings in IE Mode <sup>(1)</sup>. Figure 23.26 shows the Bus Collision Detect Function-Related Bits.

If the TXDi pin (i = 0 to 2, 5 to 7) output level and RXDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use bits IFSR26 and IFSR27 in the IFSR2A register to enable the UART0/UART1 bus collision detect function.

Register	Bits	Function
UiTB	0 to 8	Set transmission data.
OER, FER, PER, SUM		Reception data can be read.
		Error flag
UiBRG	0 to 7	Set bit rate.
	SMD2 to SMD0	Set to 110b.
	CKDIR	Select internal clock or external clock.
UiMR	STPS	Set to 0.
UIVIK	PRY	Disabled because PRYE is 0
	PRYE	Set to 0.
	IOPOL	Select the TXD and RXD input/output polarity.
	CLK1, CLK0	Select the count source for the UiBRG register.
	CRS	Disabled because CRD is 1
	TXEPT	Transmit register empty flag
UiC0	CRD	Set to 1.
	NCH	Select TXDi pin output format. <sup>(3)</sup>
-	CKPOL	Set to 0.
-	UFORM	Set to 0.
	TE	Set to 1 to enable transmission.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
UiC1	RI	Reception complete flag
	UjIRS <sup>(2)</sup>	Select the source of UARTj transmit interrupt.
	UjRRM <sup>(2)</sup> , UiLCH, UiERE	Set to 0.
	0 to 3, 7	Set to 0.
	ABSCS	Select the sampling timing to detect a bus collision.
UiSMR	ACSE	Set to 1 to use the auto clear function of transmit enable bit.
	SSS	Select the transmit start condition.
UiSMR2	0 to 7	Set to 0.
UiSMR3	0 to 7	Set to 0.
UiSMR4	0 to 7	Set to 0.
	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt.
UCON	U0RRM, U1RRM	Set to 0.
UCON	CLKMD0	Disabled because CLKMD1 is 0
	CLKMD1, RCSP, 7	Set to 0.
i = 0 to 2, 5 to	7	·

Table 23.25 Registers Used and Settings in IE Mode (1)

i = 0 to 2, 5 to 7

Notes:

- 1. This table does not describe a procedure.
- 2. Set bits 4 and 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
- 3. The TXD2 pin is N-channel open drain output. Nothing is assigned to the NCH bit in the U2C0 register. If necessary, set it to 0.
- 4. Set the bits not listed above to 0 when writing to registers in IE mode.

	When ABSCS is 0, bus collision is determined at the rising edge of the transmit/receive clock.
Transmit/receive clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TXDi	
RXDi	Trigger signal is applied to the TAjIN pin
Timer Aj	
	When ABSCS is 1, bus collision is determined when timer Aj (one-shot timer mode) underflows.
	Timer A3 in UART0; timer A4 in UART1; timer A0 in UART2 imer A0 in UART5; timer A3 in UART6; timer A4 in UART7
(2) ACSE bit in UiSM	R register (auto clear of transmit enable bit)
Transmit/receive clock	
TXDi	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
RXDi	
IR bit in registers UiBCNIC and BCNIC	When the ACSE bit is 1 (automatically clear when bus collision occurs), the
TE bit in the UiC1 register	TE bit is cleared to 0 (transmission disabled) when the IR bit in the UiBCNIC register is 1 (unmatching detected).
(3) SSS bit in the UiS	MR register (transmit start condition select)
When the SSS bit is 0	SMR register (transmit start condition select) I, the serial interface starts sending data one transmit/receive clock cycle after the transmission
	, the serial interface starts sending data one transmit/receive clock cycle after the transmission
When the SSS bit is 0 start condition is met.	, the serial interface starts sending data one transmit/receive clock cycle after the transmission
When the SSS bit is 0 start condition is met. Transmit/receive clock	the serial interface starts sending data one transmit/receive clock cycle after the transmission ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
When the SSS bit is 0 start condition is met. Transmit/receive clock TXDi	b, the serial interface starts sending data one transmit/receive clock cycle after the transmission T $T$ $D$
When the SSS bit is 0 start condition is met. Transmit/receive clock TXDi Tran When the	the serial interface starts sending data one transmit/receive clock cycle after the transmission ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
When the SSS bit is 0 start condition is met. Transmit/receive clock TXDi	b, the serial interface starts sending data one transmit/receive clock cycle after the transmission T $T$ $D$
When the SSS bit is 0 start condition is met. Transmit/receive clock TXDi Tran When the	the serial interface starts sending data one transmit/receive clock cycle after the transmission ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP msmit enable conditions are met. SSS bit is 1, the serial interface starts sending data at the rising edge of RXDi. (1)
When the SSS bit is 0 start condition is met. Transmit/receive clock TXDi Tran When the CLKi	the serial interface starts sending data one transmit/receive clock cycle after the transmission $A = \begin{bmatrix} 1 & 1 & 1 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_1 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_2 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_4 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_6 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_8 = \begin{bmatrix} 1 & 0 & 0 \\ 0 &$
When the SSS bit is 0 start condition is met. Transmit/receive clock TXDi TXDi CLKi TXDi RXDi Notes: 1. The falling edge of R	the serial interface starts sending data one transmit/receive clock cycle after the transmission $A = \begin{bmatrix} 1 & 1 & 1 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_1 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_2 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_4 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_6 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$ , $D_8 = \begin{bmatrix} 1 & 0 & 0 \\ 0 &$

#### 23.3.6 Special Mode 4 (SIM Mode) (UART2)

SIM interface devices can communicate in UART mode. Both direct and inverse formats are available. The TXD2 pin outputs a low-level signal when a parity error is detected. Table 23.26 lists the SIM Mode Specifications. Table 23.27 lists the Registers Used and Settings in

Item	Specification
Data formats	Direct format
Data Ionnais	Inverse format
	• The CKDIR bit in the U2MR register = 0 (internal clock): fi/(16(n + 1))
	fi = f1SIO, f2SIO, f8SIO, f32SIO
Transmit/receive clock	n = Setting value of the U2BRG register 00h to FFh
	•The CKDIR bit = 1 (external clock): fEXT/(16(n + 1))
	fEXT = input from the CLK2 pin
	n = Setting value of the U2BRG register 00h to FFh
Transmission start	To start transmission, satisfy the following requirements.
conditions	• The TE bit in the U2C1 register = 1 (transmission enabled)
oonaniono	• The TI bit in the U2C1 register = 0 (data present in the U2TB register)
Reception start	To start reception, satisfy the following requirements.
conditions	<ul> <li>The RE bit in the U2C1 register = 1 (reception enabled)</li> </ul>
Conditions	Start bit detection
	• Transmission
	When the serial interface completed sending data from the UART2 transmit
Interrupt request	register (the U2IRS bit =1)
generation timing <sup>(2)</sup>	• Reception
	When transferring data from the UART2 receive register to the U2RB register (at completion of reception)
	• Overrun error <sup>(1)</sup>
	This error occurs when the serial interface starts receiving the next unit of data
	before reading the U2RB register and receives the bit before the last stop bit of
	the next unit of data.
	• Framing error <sup>(3)</sup>
	This error occurs when the number of stop bits set is not detected.
Error detection	• Parity error <sup>(3)</sup>
	During reception, when a parity error is detected, a parity error signal is output
	from the TXD2 pin.
	During transmission, a parity error is detected by the level of input to the RXD2
	pin when a transmission interrupt occurs.
	• Error sum flag
This flag becomes 1 when an overrun, framing, or parity error occurs.	
Notes:	

Table 23.26 SIM Mode Specifications

SIM Mode (1).

- 1. When an overrun error occurs, the received data of the U2RB register will be undefined. The IR bit in the S2RIC register remains unchanged.
- 2. After reset, a transmit interrupt request is generated by setting the U2IRS bit to 1 (transmission completed) and the U2ERE bit to 1 (error signal output) in the U2C1 register. Therefore, when using SIM mode, set the IR bit to 0 (interrupt not requested) after setting the bits.
- 3. The framing error flag and the parity error flag are detected when data is transferred from the UART2 receive register to the U2RB register.

Register	Bits	Function
U2TB (2)	0 to 7	Set transmission data.
	0 to 7	Reception data can be read.
U2RB <sup>(2)</sup>	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set bit rate.
	SMD2 to SMD0	Set to 101b.
	CKDIR	Select the internal clock or external clock.
U2MR	STPS	Set to 0.
UZIVIK	PRY	Set to 1 in direct format or 0 in inverse format.
	PRYE	Set to 1.
	IOPOL	Set to 0.
	CLK0,CLK1	Select the count source for the U2BRG register.
	CRS	Disabled because CRD is 1
	TXEPT	Transmit register empty flag
U2C0	CRD	Set to 1.
	NCH	Set to 0.
	CKPOL	Set to 0.
	UFORM	Set to 0 in direct format or 1 in inverse format.
	TE	Set to 1 to enable transmission.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
U2C1	RI	Reception complete flag
0201	U2IRS	Set to 1.
	U2RRM	Set to 0.
	U2LCH	Set to 0 in direct format or 1 in inverse format.
	U2ERE	Set to 1.
U2SMR <sup>(2)</sup>	0 to 3	Set to 0.
U2SMR2	0 to 7	Set to 0.
U2SMR3	0 to 7	Set to 0.
U2SMR4	0 to 7	Set to 0.

Table 23.27	<b>Registers Us</b>	sed and Settings	in	SIM Mode (1)

Notes:

1. This table does not describe a procedure.

2. Set the bits not listed above to 0 when writing to registers in SIM mode.




Figure 23.28 shows an Example of SIM Interface Connection. Connect TXD2 and RXD2, and then connect a pull-up resistor.




Figure 23.28 Example of SIM Interface Connection

## 23.3.6.1 Parity Error Signal Output

A parity error signal is enabled by setting the U2ERE bit in the U2C1 register to 1 (error signal output).

The parity error signal is output when a parity error is detected while receiving data. A low-level signal is output from the TXD2 pin in the timing shown in Figure 23.29. If the U2RB register is read while outputting a parity error signal, the PER bit is cleared to 0 (no parity error) and at the same time the TXD2 output again goes high.

When transmitting, a transmission complete interrupt request is generated at the falling edge of the transmit/receive pulse that immediately follows the stop bit. Therefore, whether or not a parity error signal has been returned can be determined by reading the port that shares the RXD2 pin in a transmission complete interrupt routine.

Transmit/receive clock	
RXD2	High Low ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P ) SP
TXD2	High (NOTE 1)
RI bit in the U2C1 register	1 0
The timing	g diagram assumes the direct format is implemented. ST : Start bit P : Even parity
Note: 1. MCU	J output is high-impedance (pulled up externally).



## 23.3.6.2 Format

Two formats are available: direct format and inverse format.

For direct format, set the PRYE bit in the U2MR register to 1 (parity enabled), the PRY bit to 1 (even parity), the UFORM bit in the U2C0 register to 0 (LSB first), and the U2LCH bit in the U2C1 register to 0 (not inverted). When data is transmitted, the contents of the U2TB register are transmitted with the even-numbered parity, starting from D0. When data is received, the received data are stored in the U2RB register, starting from D0. The even-numbered parity is used to determine when a parity error occurs.

For inverse format, set the PRYE bit to 1, the PRY bit to 0 (odd parity), the UFORM bit to 1 (MSB first), and the U2LCH bit to 1 (inverted). When data is transmitted, the contents of the U2TB register are logically inverted and are transmitted with odd-numbered parity, starting from D7. When data is received, the receive data is logically inverted and stored in the U2RB register, starting from D7. The odd-numbered parity is used to determine when a parity error occurs.

Figure 23.30 shows SIM Interface Format.

(1) Direct format	
Transmit/receive clock	
TXD2	High
	P: Even parity
(2) Inverse format	
Transmit/receive clock	
TXD2	High
	P: Odd parity

Figure 23.30 SIM Interface Format

### 23.4 Interrupts

UART0 to UART2 and UART5 to UART7 include interrupts by transmission, reception, ACK, NACK, start/stop condition detection, and bus collision detection.

# 23.4.1 Interrupt Related Registers

Refer to operation examples in each mode for interrupt sources and interrupt request generation timing. For details of interrupt control, refer to 14.7 "Interrupt Control". Table 23.28 lists UART0 to UART2, UART5 to UART7 Interrupt Related Registers.

Address	Register	Symbol	Reset Value
0046h	UART1 Bus Collision Detection Interrupt Control Register	U1BCNIC	XXXX X000b
0047h	UART0 Bus Collision Detection Interrupt Control Register	U0BCNIC	XXXX X000b
004Ah	UART2 Bus Collision Detection Interrupt Control Register	BCNIC	XXXX X000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXX X000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXX X000b
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXX X000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXX X000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXX X000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXX X000b
006Bh	UART5 Bus Collision Detection Interrupt Control Register	U5BCNIC	XXXX X000b
006Ch	UART5 Transmit Interrupt Control Register	S5TIC	XXXX X000b
006Dh	UART5 Receive Interrupt Control Register	S5RIC	XXXX X000b
006Eh	UART6 Bus Collision Detection Interrupt Control Register	U6BCNIC	XXXX X000b
006Fh	UART6 Transmit Interrupt Control Register	S6TIC	XXXX X000b
0070h	UART6 Receive Interrupt Control Register	S6RIC	XXXX X000b
0071h	UART7 Bus Collision Detection Interrupt Control Register	U7BCNIC	XXXX X000b
0072h	UART7 Transmit Interrupt Control Register	S7TIC	XXXX X000b
0073h	UART7 Receive Interrupt Control Register	S7RIC	XXXX X000b
0205h	Interrupt Source Select Register 3	IFSR3A	00h
0206h	Interrupt Source Select Register 2	IFSR2A	00h

Table 23.28 UART0 to UART2, UART5 to UART7 Interrupt Related Registers

Some interrupts of UART0 to UART2 and UART5 to UART7 share interrupt vectors and interrupt control registers with other peripheral functions. When using these interrupts, select them by interrupt source select registers. Table 23.29 lists Interrupt Selection in UART0 to UART2 and UART5 to UART7.

Interrupt Source	Interrupt Source Interrupt Source Select Register Settings		
interrupt Source	Register	Bit	Setting Value
UART0 start/stop condition detection, bus collision detection	IFSR2A	IFSR26	1
UART1 start/stop condition detection, bus collision detection	IFSR2A	IFSR27	1
UART5 start/stop condition detection, bus collision detection	IFSR3A	IFSR33	0
UART5 transmission, NACK	IFSR3A	IFSR34	0
UART6 start/stop condition detection, bus collision detection	IFSR3A	IFSR35	0
UART6 transmission, NACK	IFSR3A	IFSR36	0
UART7 start/stop condition detection, bus collision detection	IFSR2A	IFSR24	0
UART7 transmission, NACK	IFSR2A	IFSR25	0

In the following mode, an interrupt request can be generated by rewriting bit values:

• Special mode 1 (I<sup>2</sup>C mode)

Set the IR bit in the interrupt control register of UARTi to 0 (interrupt not requested), when the following bits are changed:

Bits SMD2 to SMD0 in the UiMR register, the IICM bit in the UiSMR register, the IICM2 bit in the UiSMR2 register, the CKPH bit in the UiSMR3 register

• Special mode 4 (SIM mode)

After reset, when bits U2IRS and U2ERE in the U2C1 register are set to 1 (transmission completed) and 1 (interrupt not requested) respectively, a transmission interrupt request is generated. In SIM mode, set these bits first, and then set the IR bit in the S2TIC register to 0 (interrupt not requested).

## 23.4.2 Reception Interrupt

 The case that bits SMD2 to SMD0 in the UiMR register are not set to 010b (I<sup>2</sup>C mode) When the RI bit in the UiC1 register is changed from 0 (no data in the UiRB register) to 1 (data present in the UiRB register), the IR bit in the SiRIC register is automatically set to 1 (interrupt requested).

If an overrun error occurs (when the RI bit is 1, the next data is received), the RI bit remains 1, and therefore, the IR bit in the SiRIC register remains unchanged.

• The case that bits SMD2 to SMD0 in the UiMR register are set to 010b (I<sup>2</sup>C mode)

When the RI bit in the UiC1 register is changed from 0 (no data in the UiRB register) to 1 (data present in the UiRB register), the IR bit in the SiRIC register is automatically set to 1 (interrupt requested).

When an overrun error occurs, the IR bit in the SiRIC register also becomes 1.

# 23.5 Notes on Serial Interface UARTi (i = 0 to 2, 5 to 7)

#### 23.5.1 Common Notes on Multiple Modes

#### 23.5.1.1 Influence of SD

When a low-level signal is applied to the  $\overline{SD}$  pin while the IVPCR1 bit in the TB2SC register is 1 (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the following pins become high-impedance:

P7\_2/CLK2/TA1OUT/V, P7\_3/CTS2/RTS2/TA1IN/V, P7\_4/TA2OUT/W, P7\_5/TA2IN/W, P8\_0/TA4OUT/RXD5/SCL5/U, P8\_1/TA4IN/CTS5/RTS5/U

#### 23.5.1.2 Register Setting

Set the OCOSEL0 or OCOSEL1 bit in the UCLKSEL0 register before setting other registers associated with UART0 to UART2 or UART5 to UART7. After changing the OCOSEL0 or OCOSEL1 bit, set other registers associated with UART0 to UART2 or UART5 to UART7 again.

#### 23.5.1.3 CLKi Output

(Technical update number: TN-M16C-A178A/E)

When using the N-channel open drain output as an output mode of the CLKi pin, use following procedure to change the pin function:

When changing the pin function from the port to CLKi.

- (1) Set bits SMD2 to SMD0 in the UiMR register to a value other than 000b to select serial interface mode.
- (2) Set the NODC bit in the UiSMR3 register to 1.

When changing the pin function from CLKi to the port.

- (1) Set the NODC bit to 0.
- (2) Set bits SMD2 to SMD0 to 000b to disable the serial interface.

## 23.5.2 Clock Synchronous Serial I/O Mode

#### 23.5.2.1 Transmission/Reception

When the  $\overline{\text{RTS}}$  function is used with an external clock, the  $\overline{\text{RTSi}}$  pin (i = 0 to 2, 5 to 7) outputs a lowlevel signal, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{\text{RTSi}}$  pin outputs a high-level signal when a receive operation starts. Therefore, transmit timing and receive timing can be synchronized by connecting the  $\overline{\text{RTSi}}$  pin to the  $\overline{\text{CTSi}}$  pin on the transmitting side. The  $\overline{\text{RTS}}$  function is disabled when an internal clock is selected.

#### 23.5.2.2 Transmission

When selecting an external clock, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transmit and receive clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transmit and receive clock).

- The TE bit in the UiC1 register is 1 (transmission enabled).
- The TI bit in the UiC1 register is 0 (data present in the UiTB register).
- When the  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTSi}}$  pin is low.

#### 23.5.2.3 Reception

In clock synchronous serial I/O mode, a shift clock is generated by activating a transmitter. Set the UARTi-associated registers for a transmit operation even if the MCU is used for a receive operations only. Dummy data is output from the TXDi pin (i = 0 to 2, 5 to 7) while receiving.

When an internal clock is selected, a shift clock is generated by setting the TE bit in the UiC1 register to 1 (transmission enabled) and placing dummy data in the UiTB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), set dummy data in the UiTB register, and input an external clock to the CLKi pin to generate a shift clock.

If data is received consecutively, an overrun error occurs when the RI bit in the UiC1 register is 1 (data present in the UiRB register) and the next receive data is received in the UARTi receive register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). At this time, the UiRB register is undefined. When an overrun error occurs, program the transmitting and receiving sides to retransmit the previous data. If an overrun error occurs again, the IR bit in the SiRIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the UiTB register for each receive operation.

When selecting an external clock, the following conditions must be met while the external clock is held high when the CKPOL bit is 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held low when the CKPOL bit is 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock).

- The RE bit in the UiC1 register is 1 (reception enabled).
- The TE bit in the UiC1 register is 1 (transmission enabled).
- The TI bit in the UiC1 register is 0 (data present in the UiTB register).

# 23.5.3 UART (Clock Asynchronous Serial I/O) Mode

# 23.5.3.1 Transmission/Reception

When the  $\overline{\text{RTS}}$  function is used with an external clock, the  $\overline{\text{RTSi}}$  pin (i = 0 to 2, 5 to 7) outputs a lowlevel signal, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{\text{RTSi}}$  pin outputs a high-level signal when a receive operation starts. Therefore, transmit timing and receive timing can be synchronized by connecting the  $\overline{\text{RTSi}}$  pin to the  $\overline{\text{CTSi}}$  pin on the transmitting side. The  $\overline{\text{RTS}}$  function is disabled when an internal clock is selected.

# 23.5.3.2 Transmission

When an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) is 0 (transmit data output at the falling edge and receive data input at the rising edge of the transmit and receive clock), or while the external clock is held low when the CKPOL bit is 1 (transmit data output at the rising edge and receive data input at the falling edge of the transmit and receive clock).

- The TE bit in the UiC1 register is 1 (transmission enabled).
- The TI bit in the UiC1 register is 0 (data present in the UiTB register).
- When the  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTSi}}$  pin is low.

## 23.5.4 Special Mode 1 (I<sup>2</sup>C Mode)

# 23.5.4.1 Generating Start and Stop Conditions

When generating start, stop, and restart conditions, set the STSPSEL bit in the UiSMR4 register (i = 0 to 2, 5 to 7) to 0 and wait for more than a half cycle of the transmit/receive clock. Then set each condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.

## 23.5.4.2 IR Bit

Set the following bits first, and then set the IR bit in the UARTi interrupt control registers to 0 (interrupt not requested).

Bits SMD2 to SMD0 in the UiMR register, the IICM bit in the UiSMR register, the IICM2 bit in the UiSMR2 register, the CKPH bit in the UiSMR3 register

## 23.5.5 Special Mode 4 (SIM Mode)

After reset, a transmit interrupt request is generated by setting bits U2IRS and U2ERE in the U2C1 register to 1 (transmission completed) and 1 (error signal output), respectively. Therefore, when using SIM mode, make sure to set the IR bit to 0 (interrupt not requested) after setting these bits.

# 24. Serial Interface SI/O3 and SI/O4

#### Note

The 80-pin package does not have the SIN3 pin for SI/O3. SI/O3 is used for transmission only. No reception is possible.

#### 24.1 Introduction

SI/O3 and SI/O4 are dedicated clock-synchronous serial I/O ports. Table 24.1 lists SI/O3 and SI/O4 Specifications. Figure 24.1 shows SI/O3 and SI/O4 Block Diagram, and Table 24.2 lists the I/O Ports.

Item	Specification
Data format	Character length: 8 bits
Transmit/receive clocks	• The SMi6 bit in the SiC register = 1 (internal clock): $\frac{fj}{2(n + 1)}$ fj = f1SIO, f2SIO, f8SIO, f32SIO n = setting value of the SiBRG register 00h to FFh The SMi6 bit = 0 (external clock): Input from the CLKi pin <sup>(1)</sup>
Transmission/reception start condition	Before transmission/reception starts, write transmit data to the SiTRR register. <sup>(2)</sup>
Interrupt request generation timing	<ul> <li>SMi4 bit in the SiC register = 0 The rising edge of the last transmit/receive clock</li> <li>the SMi4 bit = 1 The falling edge of the last transmit/receive clock</li> </ul>
Selectable functions	<ul> <li>CLK polarity selection Whether data is input/output at the rising or falling edge of the transmit/receive clock can be selected.</li> <li>LSB first or MSB first selection Whether to start transmitting/receiving data from bit 0 or from bit 7 can be selected.</li> <li>SOUTi initial value setting function When the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin output level while not transmitting can be selected.</li> <li>SOUTi state selection after transmission Whether to set to high-impedance or retain the last bit level can be selected when the SMi6 bit in the SiC register is 1 (internal clock).</li> </ul>

#### Table 24.1 SI/O3 and SI/O4 Specifications

i = 3, 4 Notes:

 The data is shifted every time the external clock is input. When completing data transmission/reception of the eighth bit, read or write to the SiTRR register before inputting the clock for the next data transmission/reception.

- 2. When the SMi6 bit in the SiC register is 0 (external clock), follow the steps below.
  - When the SMi4 bit in the SiC register is 0, write transmit data to the SiTRR register while input to the CLKi pin is high.
    - When the SMi4 bit is 1, write transmit data to the SiTRR register while input to the CLKi pin is low.




Figure 24.1 SI/O3 and SI/O4 Block Diagram

Pin Name	I/O	Function	Selecting Method
Output	Output	Transmit/receive clock output	SMi3 bit in the SiC register = 1
	Output		SMi6 bit in the SiC register = 1
CLKi			SMi3 bit in the SiC register = 1
	Input	Transmit/receive clock input	SMi6 bit in the SiC register = 0
			Port direction bits sharing pins = 0
SOUTi	Output	Output Serial data output	SMi3 bit in the SiC register = 1
30011	Output		SMi2 bit in the SiC register = 0
			SMi3 bit in the SiC register = 1
SINi	Input	Serial data input	Port direction bits sharing pins = 0
			(Dummy data is input only when transmitting.)

#### 24.2 Registers

Table 24.3 lists registers associated with SI/O3 and SI/O4.

Set the SM22 bit in the S34C2 register before setting other registers associated with SI/O3 and SI/O4. After changing the SM22 bit, set other registers associated with SI/O3 and SI/O4 again.

#### Table 24.3 Registers

Address	Register	Symbol	Reset Value
0012h	Peripheral Clock Select Register	PCLKR	0000 0011b
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
0270h	SI/O3 Transmit/Receive Register	S3TRR	XXh
0272h	SI/O3 Control Register	S3C	0100 0000b
0273h	SI/O3 Bit Rate Register	S3BRG	XXh
0274h	SI/O4 Transmit/Receive Register	S4TRR	XXh
0276h	SI/O4 Control Register	S4C	0100 0000b
0277h	SI/O4 Bit Rate Register	S4BRG	XXh
0278h	SI/O3, 4 Control Register 2	S34C2	00XX X0X0b

# 24.2.1 Peripheral Clock Select Register (PCLKR)

b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0	Symbol PCLKR	Addre 0012		After Reset 0000 0011b
	Bit Symbol	Bit Name	Function	RW
	PCLK0	Timers A and B clock select bit (clock source for timers A and B, the dead time timer, and multi-master I <sup>2</sup> C-bus interface)	0: f2TIMAB/f2IIC 1: f1TIMAB/f1IIC	RW
	PCLK1	SI/O clock select bit (clock source for UART0 to UART2, UART5 to UART7, SI/O3, and SI/O4)	0: f2SIO 1: f1SIO	RW
	 (b4-b2)	Reserved bits	Set to 0	RW
	PCLK5	Clock output function expansion bit (enabled in single-chip mode)	0: Selected by bits CM01 to CM00 in the CM0 register 1: Output f1	RW
   	 (b7-b6)	Reserved bits	Set to 0	RW

Rewrite the PCLKR register after setting the PRC0 bit in the PRCR register to 1 (write enabled).

b7 b6 b5 b4 b3 b2 b1 b0	SymbolAddressPCLKSTP10016h			
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
· · · · · · · · · · · · · · · · · · ·	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
 	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
l	(b7)	No register bit. If necessary, undefined	set to 0. When read, the read value is	-


# 24.2.2 Peripheral Clock Stop Register (PCLKSTP1)

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCKSTP1 register is rewritten.

## PCKSTP15 (SIO peripheral clock stop bit) (b5)

Set the PCKSTP15 bit to 0 (f1 provide enabled) when using the f1 as the clock source of the transmit/receive clock.

# 24.2.3 SI/Oi Transmit/Receive Register (SiTRR) (i = 3, 4)



Write to the SiTRR register while the serial interface is neither transmitting nor receiving. Write the value into the SiTRR register each time 1-byte data is received, even when data is only received.

# 24.2.4 SI/Oi Control Register (SiC) (i = 3, 4)

b6 b5 b4 b3 b2 b1 b0	Ś	nbol 3C 4C	Address         After R           0272h         0100 0           0276h         0100 0	000b
	Bit symbol	Bit Name	Function	RW
	SMi0	Internal synchronous clock select bit	b1 b0 0 0 : f1SIO or f2SIO selected 0 1 : f8SIO selected	RW
	SMi1		<ol> <li>0 : f32SIO selected</li> <li>1 : Do not set this value.</li> </ol>	
	SMi2	SOUTi output disable bit	0 : SOUTi output enabled 1 : SOUTi output disabled (high-impedance)	RW
	SMi3	SI/Oi port select bit	0 : I/O port serial interface disabled 1 : SOUTi output, CLKi function serial interface enabled	RW
	SMi4	CLK polarity select bit	<ul> <li>0 : Transmit data is output at falling edge of transmit/receive clock and receive data is input at rising edge</li> <li>1 : Transmit data is output at rising edge of transmit/receive clock and receive data is input at falling edge</li> </ul>	RW
	SMi5	Bit order select bit	0 : LSB first 1 : MSB first	RW
	SMi6	Synchronous clock select bit	0 : External clock 1 : Internal clock	RW
	SMi7	SOUTi initial output set bit	Enabled when SMi6 is 0 0 : Low output 1 : High output	RW

After setting the PRC2 bit in the PRCR register to 1 (write enabled), use the next instruction to write to this register.

#### SMi1-SMi0 (Internal synchronous clock select bit) (b1-b0)

Select f1SIO or f2SIO by the PCLK1 bit in the PCLKR register. Set the SiBRG register when changing bits SMi1 to SMi0.


## SMi2 (SOUTi output disable bit) (b2)

When the SMi2 bit is set to 1 (SOUTi output disabled), the target pin becomes high-impedance regardless of which function of the pin is being used.

#### SMi7 (SOUTi initial value set bit) (b7)

Set the SMi7 bit when the SMi3 bit is 0 (I/O port, serial interface disabled). The level selected by the SMi7 bit is output from the SOUTi pin by setting the SMi3 bit to 1 and SMi2 bit to 0 (SOUTi output).


# 24.2.5 SI/Oi Bit Rate Register (SiBRG) (i = 3, 4)



Use the MOV instruction to write into the SiBRG register.

Write into the SiBRG register after setting bits SMi1 to SMi0 in the SiC register, and while the serial interface is neither transmitting nor receiving.

## 24.2.6 SI/O3, 4 Control Register 2 (S34C2)



SM22 (SI/O3, SI/O4 before-division clock select bit) (b2)

Set the SM22 bit while transmission/reception of SI/O3 and SI/O4 is stopped.

Set the SM22 bit before setting other registers associated with SI/O3 and SI/O4. After changing the SM22 bit, set other registers associated with SI/O3 and SI/O4 again.

SM26 (SOUT3 output control bit) (b6) SM27 (SOUT4 output control bit) (b7)

Bits SM26 and SM27 are enabled when the SMi6 bit in the SiC register is 1 (internal clock). Set the SMi3 bit in the SiC register to 1 (serial interface enabled) after setting bits SM26 and SM27.

## 24.3 Operations

#### 24.3.1 Basic Operations

SI/Oi transmits and receives the data simultaneously. The SiTRR register is not divided into a register for transmission/reception and buffer. Therefore, write transmit data to the SiTRR register while transmission/reception stops. Read receive data from the SiTRR register while transmission/reception stops.

## 24.3.2 CLK Polarity Selection

Use the SMi4 bit in the SiC register to select the transmit/receive clock polarity. Figure 24.2 shows Polarity of Transmit/Receive Clock.




Figure 24.2 Polarity of Transmit/Receive Clock

#### 24.3.3 LSB First or MSB First Selection

Bit order is selected by the SMi5 bit in the SiC register (i = 3, 4). Figure 24.3 shows Bit Order.




Figure 24.3 Bit Order

## 24.3.4 Internal Clock

When the SMi6 bit in the SiC register is 1, data is transmitted/received using the internal clock. The internal clock is selected by the SM22 bit in the S34C2 register, the PCLK1 bit in the PLCKR register, and bits SMi1 to SMi0 in the SiC register. When using the f1 as the clock source of the internal clock, set the PCKSTP15 bit in the PCLKSTP1 register to 0 (f1 provide enabled).

When the internal clock is used as the transmit/receive clock, the SOUTi pin becomes high-impedance from when the SMi3 bit in the SiC register is set to 1 (SI/Oi enabled) and the SMi2 bit is set to 0 (SOUTi output enabled) to when the first data is output.

When writing transmit data to the SiTRR register, data transmission/reception starts by outputting the transmit/receive clock from the CLKi pin after waiting between 0.5 to 1.0 cycles of the transmit/receive clock. After 8 bits of data have been transmitted/received, the transmit/receive clock from the CLKi pin stops.





Figure 24.4 shows SI/Oi Operation Timing (Internal Clock).

Figure 24.4 SI/Oi Operation Timing (Internal Clock)

## 24.3.5 Function for Selecting SOUTi State after Transmission

The SOUTi pin state after transmission can be selected when the SMi6 bit in the SiC register is set to 1 (internal clock). If bits SM26 and SM27 in the S34C2 register are both set to 1 (last bit level retained), output from the SOUTi pin retains the last bit level after transmission. Figure 24.5 shows SOUT3 Pin Level after Transmission.






## 24.3.6 External Clock

When the SMi6 bit in the SiC register is set to 0, data is transmitted/received using the external clock. The external clock is used as transmit/receive clock, the SOUTi output level from when the SMi3 bit in the SiC register is set to 1 (SI/Oi enabled) and SMi2 bit is set to 0 (SOUTi output enabled) to when the first data is output can be selected by the SMi7 bit in the SiC register. Refer to 24.3.8 "Function for Setting SOUTi Initial Value".

Transmission/reception starts with the external clock after writing the transmit data to the SiTRR register.

Data written to the SiTRR register shifts each time the external clock is input. When completing data transmission/reception of the eighth bit, read or write to the SiTRR register before inputting the clock for the next data transmission/reception.

Figure 24.6 shows SI/Oi Operation Timing (External Clock).



#### Figure 24.6 SI/Oi Operation Timing (External Clock)

When the SMi6 bit in the SiC register is set to 0 (external clock), write to the SiTRR register and SMi7 bit in the SiC register under the following conditions:

- When the SMi4 bit in the SiC register is set to 0 (transmit data is output at falling edge of transmit/receive clock and receive data is input at rising edge): CLKi input is high.
- When the SMi4 bit is set to 1 (transmit data is output at rising edge of transmit/receive clock and receive data is input at falling edge): CLKi input is low.

## 24.3.7 SOUTi Pin

The SOUTi pin state can be selected by bits SMi2 and SMi3 in the SiC register. Table 24.4 lists SOUTi Pin State.

Table 24.4 SOUTi Pin State

Bit Setting		
SiC register		SOUTi Pin State
SMi2	SMi3	
0	0	I/O port or other peripheral function
0	1	SOUTi output
1	0/1	High-impedance

## 24.3.8 Function for Setting SOUTi Initial Value

If the SMi6 bit in the SiC register is set to 0 (external clock), the SOUTi pin output can be fixed high or low when not transmitting/receiving data. High or low can be selected by the SMi7 bit in the SiC register. However, the last bit value of the previous unit of data is retained between adjacent units of data when using the external clock. Figure 24.7 shows Timing Chart for Setting SOUTi Initial Value and How to Set It.




Figure 24.7 Timing Chart for Setting SOUTi Initial Value and How to Set It

#### 24.4 Interrupt

Refer to the operation example for interrupt source or interrupt request generation timing. Refer to 14.7 "Interrupt Control" for interrupt control. Table 24.5 lists Registers Associated with SI/O3 and SI/O4.

Table 24.5	Registers Associated with SI/O3 and SI/O4
------------	---

Address	Register	Symbol	Reset Value
0048h	SI/O4 Interrupt Control Register	S4IC	XX00 X000b
0049h	SI/O3 Interrupt Control Register	S3IC	XX00 X000b
0207h	Interrupt Source Select Register	IFSR	00h

The interrupts below share the interrupt vector and interrupt control register with other peripheral functions. To use the following interrupts, set bits as follows.

• SI/O3: Set the IFSR6 bit in the IFSR register to 0 (SI/O3).

• SI/O4: Set the IFSR7 bit in the IFSR register to 0 (SI/O4).

Set the POL bit in the SiIC register to 0 (falling edge).

#### 24.5 Notes on Serial Interface SI/O3 and SI/O4

#### 24.5.1 SOUTi Pin Level When SOUTi Output Is Disabled

When the SMi2 bit in the SiC register is set to 1 (SOUTi output disabled), the target pin becomes highimpedance regardless of which pin function being used.

#### 24.5.2 External Clock Control

The data written to the SiTRR register shifts each time the external clock is input. When completing data transmission/reception of the eighth bit, read or write to the SiTRR register before inputting the clock for the next data transmission/reception.

#### 24.5.3 Register Access

Set the SM22 bit in the S34C2 register before setting other registers associated with SI/O3 and SI/O4. After changing the SM22 bit, set other registers associated with SI/O3 and SI/O4 again.

#### 24.5.4 Register Access When Using the External Clock

When the SMi6 bit in the SiC register is 0 (external clock), write to the SMi7 bit in the SiC register and SiTRR register under the following conditions:

- When the SMi4 bit in the SiC register is 0 (transmit data is output at the falling edge of transmit/receive clock and receive data is input at the rising edge): CLKi input is high level.
- When the SMi4 bit in the SiC register is 1 (transmit data is output at the rising edge of transmit/receive clock and receive data is input at the falling edge): CLKi input is low level.

#### 24.5.5 SiTRR Register Access

Write transmit data to the SiTRR register while transmission/reception is stopped. Read receive data from the SiTRR register while transmission/reception is stopped.

The IR bit in the SiIC register becomes 1 (interrupt requested) during output of the eighth bit. When the SM26 bit (SOUT3) or SM27 bit (SOUT4) in the S34C2 register is 0 (high-impedance after transmission), the SOUTi pin becomes high-impedance when the transmit data is written to the SiTRR register immediately after an interrupt request is generated, and the hold time of the transmit data becomes shorter.

#### 24.5.6 Pin Function Switch When Using the Internal Clock

If the SMi3 bit in the SiC register (i = 3, 4) changes from 0 (I/O port) to 1 (SOUTi output, CLKi function) when setting the SMi2 bit to 0 (SOUTi output) and the SMi6 bit to 1 (internal clock), the SOUTi initial value set to the SOUTi pin by the SMi7 bit may be output for about 10 ns. Then, the SOUTi pin becomes high-impedance.

If the output level from the SOUTi pin when the SMi3 bit changes from 0 to 1 becomes a problem, set the SOUTi initial value by the SMi7 bit.

#### 24.5.7 Operation after Reset When Selecting the External Clock

When the SMi6 bit in the SiC register is 0 (external clock) after reset, the IR bit in the SiIC register becomes 1 (interrupt requested) by inputting the external clock for 8 bits to the CLKi pin. This will also occur even when the SMi3 bit in the SiC register is 0 (serial interface disabled) or before a value is written to the SiTRR register.

# 25. Multi-Master I<sup>2</sup>C-bus Interface

## 25.1 Introduction

The multi-master I<sup>2</sup>C-bus interface (I<sup>2</sup>C interface) is a serial communication circuit based on the I<sup>2</sup>C-bus data transmit/receive format, and is equipped with arbitration lost detect and clock synchronous functions. Table 25.1 lists the Multi-master I<sup>2</sup>C-bus Interface Specifications, Table 25.2 lists the Detections of I<sup>2</sup>C Interface, Figure 25.1 shows the Multi-master I<sup>2</sup>C-bus Interface Block Diagram, and Table 25.3 lists the I/O Ports.

Item	Function
Formats	Based on I <sup>2</sup> C-bus standard: 7-bit addressing format High-speed clock mode Standard clock mode
Communication modes	Based on I <sup>2</sup> C-bus standard: Master transmission Master reception Slave transmission Slave reception
Bit rate	16.1 kbps to 400 kbps (fVIIC = 4 MHz)
I/O pins	Serial data line SDAMM (SDA) Serial clock line SCLMM (SCL)
Interrupt request generating sources	<ul> <li>I<sup>2</sup>C-bus interrupt</li> <li>Completion of transmission</li> <li>Completion of reception</li> <li>Slave address match detection</li> <li>General call detection</li> <li>Stop condition detection</li> <li>Timeout detection</li> <li>SDA/SCL interrupt</li> <li>Rising or falling edge of the signal of the SDAMM or SCLMM pin</li> </ul>
Selectable functions	<ul> <li>I<sup>2</sup>C-bus interface pin input level select Selectable input level with I<sup>2</sup>C-bus input level or SMBus input level</li> <li>SDA/port, SCL/port selection A function to change the SDAMM and SCLMM pins to output ports.</li> <li>Timeout detection A function that detects when the SCLMM pin is driven high over a certain period of time when the bus is busy.</li> <li>Free format select A function that generates an interrupt request when receiving the first byte of data, regardless of the slave address value.</li> </ul>

 Table 25.1
 Multi-master I<sup>2</sup>C-bus Interface Specifications

fVIIC: I<sup>2</sup>C-bus system clock

Item	Function
Slave address match	A function to detect a slave address match as a slave transmit or receiver. When own slave address is matched with the calling address sent from a master, ACK is generated automatically. When an address match is not found, no ACK is generated and no more data is transmitted or received. One slave can have up to three slave addresses.
General call	A function to detect a general call in slave reception.
Arbitration lost	A function to detect arbitration lost to stop the SDAMM clock output immediately.
Bus busy	A function to detect a bus busy state and set/reset the BB bit.

#### Table 25.2 Detections of I<sup>2</sup>C Interface




Figure 25.1 Multi-master I<sup>2</sup>C-bus Interface Block Diagram

#### Table 25.3 I/O Ports

Pin Name	I/O	Function
SDAMM	I/O	I/O pin for SDA (N-channel open drain output)
SCLMM	I/O	I/O pin for SCL (N-channel open drain output)

## 25.2 Registers Descriptions

Table 25.4 lists registers associated with multi-master  $I^2$ C-bus interface. When the CM07 bit in the CM0 register is set to 1 (sub clock is CPU clock), registers listed in Table 25.4 should not be accessed. Set them after the CM07 bit is set to 0 (main clock or on-chip oscillator clock).

Table 25.4	Register Configuration
------------	------------------------

Address	Register	Symbol	Reset Value
0012h	Peripheral Clock Select Register	PCLKR	0000 0011b
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
02B0h	I2C0 Data Shift Register	S00	XXh
02B2h	I2C0 Address Register 0	S0D0	0000 000Xb
02B3h	I2C0 Control Register 0	S1D0	00h
02B4h	I2C0 Clock Control Register	S20	00h
02B5h	I2C0 Start/Stop Condition Control Register	S2D0	0001 1010b
02B6h	I2C0 Control Register 1	S3D0	0011 0000b
02B7h	I2C0 Control Register 2	S4D0	00h
02B8h	I2C0 Status Register 0	S10	0001 000Xb
02B9h	I2C0 Status Register 1	S11	XXXX X000b
02BAh	I2C0 Address Register 1	S0D1	0000 000Xb
02BBh	I2C0 Address Register 2	S0D2	0000 000Xb

# 25.2.1 Peripheral Clock Select Register (PCLKR)

7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0	Symbol PCLKR	Addre 0012		After Reset 0000 0011b
	Bit Symbol	Bit Name	Function	RW
	PCLK0	Timers A and B clock select bit (clock source for timers A and B, the dead time timer, and multi-master I <sup>2</sup> C-bus interface)	0: f2TIMAB/f2IIC 1: f1TIMAB/f1IIC	RW
	PCLK1	SI/O clock select bit (clock source for UART0 to UART2, UART5 to UART7, SI/O3, and SI/O4)	0: f2SIO 1: f1SIO	RW
	 (b4-b2)	Reserved bits	Set to 0	RW
	PCLK5	Clock output function expansion bit (enabled in single-chip mode)	0: Selected by bits CM01 to CM00 in the CM0 register 1: Output f1	RW
	 (b7-b6)	Reserved bits	Set to 0	RW

Write to the PCLKR register after setting the PRC0 bit in the PRCR register to 1 (write enabled).

# 25.2.2 Peripheral Clock Stop Register (PCLKSTP1)


b6 b5 b4 b3 b2 b1 b0	Symbol PCLKSTI	Addre P1 0016h		
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
· · · · · · · · · · · · · · · · · · ·	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
<u> </u>	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
	(b7)	No register bit. If necessary, undefined	set to 0. When read, the read value is	-

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCKSTP1 register is rewritten.

# PCKSTP16 (PWM, multi-master I<sup>2</sup>C peripheral clock stop bit) (b6)

Set the PCKSTP16 bit to 0 (f1 provide enabled) when using multi-master  $I^2C$ -bus interface.

# 25.2.3 I2C0 Data Shift Register (S00)



When the I<sup>2</sup>C interface is a transmitter, write transmit data to the S00 register. When the I<sup>2</sup>C interface is a receiver, received data can be read from the S00 register. In master mode, this register is also used to generate a start condition or stop condition on a bus. (Refer to 25.3.2 "Generating a Start Condition" and 25.3.3 "Generating a Stop Condition".)

Write to the S00 register when the ES0 bit in the S1D0 register is 1 (I<sup>2</sup>C interface enabled).

Do not write to the S00 register when transmitting/receiving data.

When the I<sup>2</sup>C interface is a transmitter, the data in the S00 register is transmitted to other devices. The MSB (bit 7) is transmitted first, synchronizing with the SCLMM clock. Every time 1-bit data is output, the S00 register value is shifted 1 bit to the left.

When the I<sup>2</sup>C interface is a receiver, data is transferred to the S00 register from other devices. The LSB (bit 0) is input first, synchronizing with the SCLMM clock. Every time 1-bit data is output, S00 register values is shifted 1 bit to the left. Figure 25.2 shows Timing to Store Received Data to the S00 Register.





Figure 25.2 Timing to Store Received Data to the S00 Register

# 25.2.4 I2C0 Address Register i (S0Di) (i = 0 to 2)



## SAD6-SAD0 (Slave address) (b7-b1)

Bits SAD6 to SAD0 indicate a slave address to be compared for a slave address match detection in slave mode. An I<sup>2</sup>C interface can have maximum of three slave addresses. Set the S0Di register to 00h when not setting the slave address.

However, when the MSLAD bit in the S4D0 register is 0, registers S0D1 and S0D2 are disabled. Only the slave address set to the S0D0 register is compared with address the data received.

٦

# 25.2.5 I2C0 Control Register 0 (S1D0)

b5         b4         b3         b2         b1         b0           0	Symbol S1D0	Addr 02B3		Reset 0000b
	Bit Symbol	Bit Name	Function	RW
	BC0		b2 b1 b0 0 0 0: 8 0 0 1: 7	RW
	BC1	Bit counter (number of transmitted/received bits)	0 1 0: 6 0 1 1: 5 1 0 0: 4	RW
	BC2		1 0 1: 3 1 1 0: 2 1 1 1: 1	RW
	ES0	I <sup>2</sup> C-bus interface enable bit	0: Disabled 1: Enabled	RW
	ALS	Data format select bit	0: Addressing format 1: Free data format	RW
	 (b5)	Reserved bit	Set to 0.	RW
	IHR	I <sup>2</sup> C-bus interface reset bit	0: Reset is deasserted (automatically) 1: Reset	RW
	TISS	I <sup>2</sup> C-bus interface pin input level select bit	0: I <sup>2</sup> C-bus input 1: SMBus input	RW

## BC2-BC0 (Bit counter) (b2-b0)

Bits BC2 to BC0 become 000b (8 bits) when start or stop condition is detected.

When the ACKCLK bit in the S20 register is 0 (no ACK clock), and data for the number of bits selected by bits BC2 to BC0 is transmitted or received, bits BC2 to BC0 become 000b again.

When the ACKCLK bit in the S20 register is 1 (ACK clock), and data for the number of bits selected and an ACK is transmitted or received, bits BC2 to BC0 become 000b again.

#### ES0 (I<sup>2</sup>C-bus interface enable bit) (b3)

The ES0 bit enables the I<sup>2</sup>C interface.

When the ES0 bit is set to 0, the  $I^2C$  interface status becomes as follows:

• Pins SDAMM and SCLMM: I/O ports or other peripheral pins

- The S00 register is write disabled.
- The I<sup>2</sup>C-bus system clock (hereinafter called fVIIC) stops.
- S10 register

ADR0 bit: 0 (general call not detected) AAS bit: 0 (slave address not matched) AL bit: 0 (arbitration lost not detected) PIN bit: 1 (no I<sup>2</sup>C-bus interrupt request) BB bit: 0 (bus free) TRX bit: 0 (receive mode)

- MST bit: 0 (slave mode)
- Bits AAS2 to AAS0 in the S11 register: 0 (slave address not matches)
- The TOF bit in the S4D0 register: 0 (timeout not detected)

## ALS (Data format select bit) (b4)

The ALS bit is enabled in slave mode. When the ALS bit is 0 (addressing format), the slave address match detection is performed.

When one of the slave addresses stored to bits SAD6 to SAD0 in the S0Di register (i = 0 to 2) is compared and matched with the calling address by a master, or when a general call address is received, the IR bit in the IICIC register becomes 1 (interrupt requested).

When the ALS bit is 1 (free format), the slave address match detection is not performed. Therefore, the IR bit in the IICIC register becomes 1 (interrupt requested), regardless of the calling address by a master.

#### IHR (I<sup>2</sup>C-bus interface reset bit) (b6)

The IHR bit resets the I<sup>2</sup>C interface if a difficulty in transmission/reception is encountered. When the ES0 bit in the S1D0 register is 1 (I<sup>2</sup>C interface enabled) and then the IHR bit is set to 1 (reset), the I<sup>2</sup>C interface becomes as follows:

• S10 register


ADR0 bit: 0 (general call not detected) AAS bit: 0 (slave address not matched) AL bit: 0 (arbitration lost not detected) PIN bit: 1 (No I<sup>2</sup>C-bus interrupt request) BB bit: 0 (bus free) TRX bit: 0 (receive mode) MST bit: 0 (slave mode)

• Bits AAS2 to AAS0 in the S11 register: 0 (slave address not matches)

• TOF bit in the S4D0 register: 0 (timeout not detected)

When the IHR bit is set to 1, the I<sup>2</sup>C interface is reset and the IHR bit becomes 0 automatically. It takes maximum of 2.5 fVIIC cycles to complete the reset sequence.

Figure 25.3 shows the I<sup>2</sup>C Interface Reset Timing.



#### Figure 25.3 I<sup>2</sup>C Interface Reset Timing

TISS (I<sup>2</sup>C-bus interface pin input level select bit) (b7) The TISS bit selects the input level of the SCLMM pin and SDAMM pin for the I<sup>2</sup>C interface.

# 25.2.6 I2C0 Clock Control Register (S20)

17     b6     b5     b4     b3     b2     b1     b0	Symbol S20		Address 02B4h	After Res 00h	set
	Bit Symbol	Bit Name		Function	RW
	CCR0				RW
	CCR1				RW
	CCR2	Bit rate control bit		CCR4 to CCR0 (Bit Rate (b4 to b0) in the next page.	RW
	CCR3				RW
	CCR4				RW
	FASTMODE	SCL mode select bit	0: Standard-spe 1: High-speed o		RW
 	ACKBIT	ACK bit	0: ACK is return 1: ACK is not re		RW
     	ACKCLK	ACK clock bit	0: No ACK cloc 1: ACK clock pr		RW

### CCR4-CCR0 (Bit rate control bit) (b4-b0)

The setting range of bits CCR4 to CCR0 (CCR value) is 0 to 31. If the value set to bits CCR4 to CCR0 is the CCR value (CCR value: 3 to 31), the bit rate can be determined by the equations below. Refer to 25.3.1.2 "Bit Rate and Duty Cycle" for more details.

In standard-speed clock mode,

Bit rate=  $\frac{fVIIC}{8 \times CCR \text{ value}} \le 100 \text{ kbps}$ 

When the CCR value is other than 5 in high-speed clock mode,

Bit rate=  $\frac{fVIIC}{4 \times CCR \text{ value}} \le 400 \text{ kbps}$ 

When the CCR value is 5 in high-speed clock mode, the bit rate is assumed to reach 400 kbps, the maximum bit rate in high-speed clock mode.

Bit rate=  $\frac{fVIIC}{2 \times CCR \text{ value}} = \frac{fVIIC}{10} \le 400 \text{ kbps}$ 

Do not set the CCR value from 0 to 2 regardless of the fVIIC frequency. Do not rewrite bits CCR4 to CCR0 when transmitting/receiving data.

## FASTMODE (SCL mode select bit) (b5)

When using the high-speed clock mode I<sup>2</sup>C-bus standard (400 kbps maximum), set the FASTMODE bit to 1 (high-speed clock mode) and set fVIIC to 4 MHz or more. Do not rewrite this bit when transmitting/receiving data.

## ACKBIT (ACK bit) (b6)

The ACK bit is enabled in a master reception, slave reception, or slave address reception. When receiving a slave address, the SDAMM pin level during the ACK clock pulse is determined by a combination of bits ALS and ACKBIT in the S1D0 register and the received slave address.

When receiving data, the SDAMM pin level during the ACK clock pulse is determined by the ACKBIT bit. Table 25.5 lists the SDAMM Pin Level during the ACK Clock Pulse.

Received Content	ALS Bit in the S1D0 Register	ACKBIT Bit in the S20 Register	Slave Address Content	SDAMM Pin Level at ACK Clock
	_	0	Matched with bits SAD6 to SAD0 in any of registers S0D0 to S0D2	Low (ACK)
Slave	0		000000b	Low (ACK)
Address	55		Others	High (NACK)
		1	—	High (NACK)
		0	—	Low (ACK)
	I	1	—	High (NACK)
Data		0	—	Low (ACK)
Dala	—	1	—	High (NACK)

Table 25.5 SDAMM Pin Level during the ACK Clock Pulse

## ACKCLK (ACK clock bit) (b7)

When the ACKCLK bit is 1 (ACK clock present), an ACK clock is generated immediately after 1-byte data is transmitted or received (8 clocks).

When the ACKCLK bit is 0 (no ACK clock), no ACK clock is generated after 1-byte data is transmitted or received (8 clocks). At the falling edge of data transmission/reception (the falling edge of the eighth clock), the IR bit in the IICIC register becomes 1 (interrupt requested).

Do not write to this bit when transmitting/receiving data.

# 25.2.7 I2C0 Start/Stop Condition Control Register (S2D0)

b6 b5 b4 b3 b2 b1 b0	Symbol S2D0	Addre 02B5h		Reset 1010b
	Bit Symbol	Bit Name	Function	RW
	SSC0			RW
	SSC1			RW
	SSC2	Start/stop condition setting bit	Refer to SSC4 to SSC0 (Start/Stop Condition Setting Bit) (b4 to b0) in the same page	RW
	SSC3			RW
	SSC4			RW
	SIP	SCL/SDA interrupt pin polarity select bit	0: Falling edge 1: Rising edge	RW
	SIS	SCL/SDA interrupt pin select bit	0: SDAMM 1: SCLMM	RW
	STSPSEL	Start/stop condition generation select bit	0: Short setup/hold time mode 1: Long setup/hold time mode	RW

## SSC4-SSC0 (Start/stop condition setting bit) (b4-b0)

Bits SSC4 to SSC0 select the start/stop condition detect parameter (SCL open time, setup time, hold time) in standard-speed clock mode. Refer to 25.3.7 "Detecting Start/Stop Conditions". Do not set an odd values or 00000b to bits SSC4 to SSC0.

SIP (SCL/SDA interrupt pin polarity select bit) (b5) SIS (SCL/SDA interrupt pin select bit) (b6)

The IR bit in the SCLDAIC register becomes 1 (interrupt requested) when the I<sup>2</sup>C interface detects the edge selected by the SIP bit for the pin signal selected by the SIS bit. Refer to 25.4 "Interrupts".

STSPSEL (Start/stop condition generation select bit) (b7) See Table 25.13 "Setup/Hold Time for Generating a Start/Stop Condition". If the fVIIC frequency is more than 4 MHz, set the STSPSEL bit to 1 (long mode).

# 25.2.8 I2C0 Control Register 1 (S3D0)

7 b6 b5 b4 b3 b2 b1 b0	Symbol S3D0	Addre: 02B6h	S After Reset 0011 0000b	
	Bit Symbol	Bit Name	Function	RW
	SIM	Stop condition detect interrupt enable bit	<ul> <li>0: I<sup>2</sup>C-bus interrupt by stop condition detection is disabled</li> <li>1: I<sup>2</sup>C-bus interrupt by stop condition detection is enabled</li> </ul>	RW
	WIT	Data receive interrupt enable bit	When write, 0: I <sup>2</sup> C-bus interrupt at 8th clock is disabled 1: I <sup>2</sup> C-bus interrupt is enabled at 8th clock When read, internal WAIT bit monitor 0: I <sup>2</sup> C-bus interrupt by falling edge of ACK clock 1: I <sup>2</sup> C-bus interrupt at 8th clock	RW
	PED	SDAMM/port function select bit	0: SDAMM I/O pin 1: Port output pin	RW
	PEC	SCLMM/port function select bit	0: SCLMM I/O pin 1: Port output pin	RW
· · · · · · · · · · · · · · · · · · ·	SDAM	Internal SDA output monitor bit	0: Logic 0 output 1: Logic 1 output	RO
	SCLM	Internal SCL output monitor bit	0: Logic 0 output 1: Logic 1 output	RO
	ICK0	I <sup>2</sup> C-bus system clock select bit (enabled when bits ICK4 to	b7 b6 0 0: fIIC divided by 2	RW
	ICK1 (enabled when bits ICK4 to 0 ICK2 in the S4D0 register are 1		<ul><li>0 1: fIIC divided by 4</li><li>1 0: fIIC divided by 8</li><li>1 1: Do not set this value.</li></ul>	RW

Do not use the bit managing instruction (read-modify-write instruction) to access the S3D0 register. Use the MOV instruction to write to the S3D0 register.

## SIM (Stop condition detect interrupt enable bit) (b0)

When the SIM bit is 1 (I<sup>2</sup>C-bus interrupt by stop condition detection enabled) and a stop condition is detected, the SCPIN bit in the S4D0 register becomes 1 (stop condition detect interrupt requested) and the IR bit in the IICIC register becomes 1 (interrupt requested).

## WIT (Data receive interrupt enable bit) (b1)

The WIT bit is enabled in master reception or slave reception.

The WIT bit has two functions.

- Select the I<sup>2</sup>C-bus interrupt timing when data is received. (write)
- Monitor the state of the internal WAIT flag. (read)

The WIT bit can be set so an I<sup>2</sup>C-bus interrupt request is generated at the eighth clock (before the ACK clock) when receiving data.

When the ACKCLK bit in the S20 register is 1 (ACK clock) and the WIT bit is set to 1 (enable I<sup>2</sup>C-bus interrupt at 8th clock), an I<sup>2</sup>C-bus interrupt request is generated at the eighth clock (before the ACK clock). Then, the PIN bit in the S10 register becomes 0 (interrupt requested).

When the ACKCLK bit in the S20 register is 0 (no ACK clock), write a 0 to the WIT bit to disable the I<sup>2</sup>Cbus interrupt by data reception.

When transmitting data and receiving a slave address, no interrupt requests be generated at the eighth clock (before the ACK clock) regardless of the value written to the WIT bit.

Reading the WIT bit returns the internal WAIT flag status.

An I<sup>2</sup>C-bus interrupt request is generated at the falling edge of the ninth clock (ACK clock) regardless of the value written to the WIT bit. Then, the PIN bit in the S10 register becomes 0 (interrupt requested). Therefore, read the internal WAIT flag status to determine whether the I<sup>2</sup>C-bus interrupt request is generated at the eighth clock (before the ACK clock) or at the falling edge of the ACK clock.

When the WIT bit is set to 1 (I<sup>2</sup>C-bus interrupt enabled by receiving data), the internal WAIT flag changes under the following condition.

Condition to become 0:

• The S20 register (ACKBIT bit) is written.

Condition to become 1:

• The S00 register is written.

When transmitting data and receiving a slave address, the internal WAIT flag is 0 and an I<sup>2</sup>C-bus interrupt request will be generated only at the falling edge of the ninth clock (ACK clock), regardless of the value written to the WIT bit.

Table 25.6 lists interrupt request generation timing and the conditions to restart transmission/reception when receiving data. Figure 25.4 shows Interrupt Request Generation Timing in Receive Mode.

#### Table 25.6 Generating an Interrupt Request and Restarting Transmission/Reception When Receiving Data

I <sup>2</sup> C-bus Interrupt Request Generation Timing	Internal WAIT Flag Status	Conditions to Restart Transmission/Reception
At the falling edge of the eighth clock (before the ACK clock) <sup>(1)</sup>	1	Write to the ACKBIT bit in the S20 register <sup>(3)</sup>
At the falling edge of the ninth clock (ACK clock) <sup>(2)</sup>	0	Write to the S00 register

Notes:

- 1. See the timing of (1) on the IR bit in the IICIC register in Figure 25.4.
- 2. See the timing of (2) on the IR bit in the IICIC register in Figure 25.4.
- 3. When setting the ACKBIT bit, do not rewrite any other bits and do not set the S00 register.

(I <sup>2</sup> C-bus interrupt is er	bit to 1 in receive mode, and the ACK clock is present: nabled at eighth clock)
SCLMM	7 8 9 ACK
SDAMM	
ACKBIT bit in the S20 register	Write by a program →
PIN bit in the S10 register	
Internal WAIT flag	
IR bit in the IICIC register	
Write signal to the S00 register	Set to 0 by an interrupt acceptance or by a program
-	
-	bit to 0 in receive mode, and the ACK clock is present: abled at eighth clock)
When setting the WIT t	abled at eighth clock)
When setting the WIT to (I <sup>2</sup> C-bus interrupt is dis	abled at eighth clock)
When setting the WIT to (I <sup>2</sup> C-bus interrupt is dis	abled at eighth clock)
When setting the WIT to (I <sup>2</sup> C-bus interrupt is dis SCLMM SDAMM ACKBIT bit in the 0 S20 register 0	abled at eighth clock)
When setting the WIT to (I <sup>2</sup> C-bus interrupt is dis SCLMM SDAMM ACKBIT bit in the 0 S20 register 0	abled at eighth clock)
When setting the WIT to (I <sup>2</sup> C-bus interrupt is dis SCLMM SDAMM ACKBIT bit in the S20 register 0	abled at eighth clock)

Figure 25.4 Interrupt Request Generation Timing in Receive Mode

PED (SDAMM/port function switch bit) (b2)

PEC (SCLMM/port function switch bit) (b3)

Bits PEC and PED are enabled when the ES0 bit in the S1D0 register is set to 1 ( $I^2C$  interface enabled).

When the PEC bit is set to 1 (output port), the P7\_1 bit value is output from the SCLMM pin regardless of the internal SCL output signal and PD7\_1 bit value. When the PED bit is set to 1 (output port), the P7\_0 bit value is output from the SDAMM pin regardless of the internal SDA output signal and PD7\_0 bit value.

The signal level on the bus is input to the internal SDA and internal SCL.

When bits P7\_1 to P7\_0 in the P7 register are read after setting bits PD7\_1 and PD7\_0 in the PD7 register to 0 (input mode), the level on the bus can be read regardless of the values set to bits PED and PEC. Table 25.7 lists SCLMM and SDAMM Pin Functions.

Pin	S1D0 Register	S3D0 Register		Pin Function
	ES0 bit	PED bit	PEC bit	
	0	-	-	I/O port or other peripheral pins
P7_1/SCLMM	1	-	0	SCLMM (SCL input/output)
		-	1	Output port (output P7_1 bit value)
	0	-	-	I/O port or other peripheral pins
P7_0/SDAMM	1	0	-	SDAMM (SDA input/output)
	I	1	-	Output port (output P7_0 bit value)

Table 25.7 SCLMM and SDAMM Pin Functions

–: 0 or 1

SDAM (Internal SDA output monitor bit) (b4) SCLM (Internal SCL output monitor bit) (b5)

The internal SDA and SCL output signal levels are the same as the output level of the I<sup>2</sup>C interface before it has any effect from the external device output. Bits SDAM and SCLM are read only bits. Should be written with 0.

## ICK1-ICK0 (I<sup>2</sup>C-bus system clock select bit) (b7-b6)

Bits ICK1 to ICK0 should be rewritten when the ES0 bit in the S1D0 register is 0 (I<sup>2</sup>C interface disabled). fVIIC is selected by setting all the bits ICK1 to ICK0, bits ICK4 to ICK2 in the S4D0 register, and the PCLK0 bit in the PCLKR register. Refer to 25.3.1.2 "Bit Rate and Duty Cycle".

Table 25.8 I<sup>2</sup>C-bus System Clock Select Bits

	S4D0 Register		S3D0 I	fVIIC	
ICK4 Bit	ICK3 Bit	ICK2 Bit	ICK1 Bit	ICK0 Bit	
0	0	0	0	0	fIIC divided-by-2
0	0	0	0	1	fIIC divided-by-4
0	0	0	1	0	fIIC divided-by-8
0	0	1	-	-	fIIC divided-by-2.5
0	1	0	-	-	fIIC divided-by-3
0	1	1	-	-	fIIC divided-by-5
1	0	0	-	-	fIIC divided-by-6

-: 0 or 1

Only set the values listed above.

# 25.2.9 I2C0 Control Register 2 (S4D0)

b6 b5 b4 b3 b2 b1 b0	Symbol S4D0	Addre 02B7h		fter Reset 0b
	Bit Symbol	Bit Name	Function	RW
	TOE	Timeout detect function enable bit	0: Disabled 1: Enabled	RW
	TOF	Timeout detect flag	0: Not detected 1: Detected	RO
	TOSEL	Timeout detect time select bit	0: Long time 1: Short time	RW
	ICK2		<sup>b5 b4 b3</sup> 0 0 0: Bits ICK1 to ICK0 in the S register are enabled	3D0 RW
	- ІСКЗ	I <sup>2</sup> C-bus system clock select bit	0 0 1 fllC divided by 2.5	RW
	ICK4		1 0 0: fIIC divided by 6 Only set the values listed above.	RW
l	MSLAD	Slave address control bit	0: S0D0 register only 1: Registers S0D0 to S0D2	RW
	SCPIN	Stop condition detect interrupt request bit	0: I <sup>2</sup> C-bus interrupt not requested 1: I <sup>2</sup> C-bus interrupt requested	RW

## TOE (Timeout detect function enable bit) (b0)

The TOE bit enables the timeout detect function. Refer to 25.3.9 "Timeout Detection" for details.

## TOF (Timeout detect flag) (b1)

The TOF bit is enabled when the TOE bit is set to 1. When the TOF bit is set to 1 (detected), the IR bit in the IICIC register is set to 1 (interrupt requested) at the same time. Condition to become 0:

- The ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).

Condition to become 1:

• The BB bit in the S10 register is set to 1 (bus busy) and the SCLMM high period is greater than the timeout detect period.

### TOSEL (Timeout detect time select bit) (b2)

Set the TOSEL bit to select a timeout detection period. The TOSEL bit is enabled when the TOE bit is 1 (timeout detect function enabled).

When long time is selected, the internal counter increments fVIIC as a 16-bit counter. When short time is selected, the internal counter increments fVIIC as a 14-bit counter. Therefore, the timeout detect time is as follows:

When the TOSEL bit is set to 0 (long time),

 $65536 \times \frac{1}{\text{fVIIC}}$ 

When the TOSEL bit is set to 1 (short time),

 $16384 \times \frac{1}{\text{fVIIC}}$ 

Table 25.9 lists Timeout Detect Time.

#### Table 25.9 Timeout Detect Time

fVIIC	Timeout Detect				
1110	TOSEL bit: 0 (Long time)	TOSEL bit: 1 (Short time)			
4 MHz	16.4 ms	4.1 ms			
2 MHz	32.8 ms	8.2 ms			
1 MHz	65.6 ms	16.4 ms			

#### ICK4-ICK2 (I<sup>2</sup>C-bus system clock select bit) (b5-b3)

Bits ICK4 to ICK2 should be rewritten when the ES0 bit in the S1D0 register is set to 0 ( $I^2C$  interface disabled).

fVIIC is selected by setting all the bits ICK4 to ICK2, bits ICK1 to ICK0 in the S3D0 register, and the PCLK0 bit in the PCLKR register. Refer to Table 25.8 "I<sup>2</sup>C-bus System Clock Select Bits" and 25.3.1.2 "Bit Rate and Duty Cycle".

## MSLAD (Slave address compare bit) (b6)

The MSLAD bit is enabled when the ALS bit in the S1D0 register is set to 0 (addressing format). The MSLAD bit selects the S0Di register (i = 0 to 2) used for address match detection.

## SCPIN (Stop condition detect interrupt request bit) (b7)

The SCPIN bit is enabled when the SIM bit in the S3D0 register is set to 1 (enable  $I^2C$ -bus interrupt by stop condition detection).

Condition to become 0:

• Writing a 0 by a program.

Condition to become 1:

• Stop condition is detected (writing a 1 by a program has no effect).

## 25.2.10 I2C0 Status Register 0 (S10)

b6 b5 b4 b3 b2 b1 b0	Symbol S10	Addre 02B8		r Reset 1 000Xb
	Bit Symbol	Bit Name	Function	RW
	LRB	Last receive bit	When read, 0: Last bit = 0 1: Last bit = 1 When write, see Table 25.10 Functio enabled by S10 register.	RW
	ADR0	General call detect flag	When read, 0: Not detected 1: Detected When write, see Table 25.10 Functio enabled by S10 register.	RW
	AAS	Slave address compare flag	When read, 0: Address not matched 1: Address matched When write, see Table 25.10 Functio enabled by S10 register.	RW
	AL	Arbitration lost detect flag	When read, 0: Not detected 1: Detected When write, see Table 25.10 Functio enabled by S10 register.	RW
	PIN	I <sup>2</sup> C-bus interface interrupt request bit	When read, 0: Interrupt requested 1: Interrupt not requested When write, see Table 25.10 Functio enabled by S10 register.	RW
	BB	Bus busy flag	When read, 0: Bus free 1: Bus busy When write, see Table 25.10 Functio enabled by S10 register.	RW
	TRX	Communication mode select bit 0	0: Receive mode 1: Transmit mode	RW
	MST	Communication mode select bit 1	0: Slave mode 1: Master mode	RW

Do not use the bit managing instruction (read-modify-write instruction) to access the S10 register. Use the MOV instruction to write to the S10 register.

Bit 5 to bit 0 in the S10 register (six lower bits) monitors the state of the  $I^2C$  interface. The bit values cannot be changed by a program. However, a write to the S10 register, including the six lower bits, is used to generate a start/stop condition.

Bits MST and TRX are read and write bits. To change bits MST or TRX without generating a start/ stop condition, set 1111b to four lower bits in the S10 register.

Table 25.10 lists Functions Enabled by Writing to the S10 Register. Only set the values listed in Table 25.10. If the values listed in Table 25.10 are written to the S10 register, the six lower bits in the S10 register will not be changed.

		Bit Sett	ing of th	e S10 F	Register			Function
MST	TRX	BB	PIN	AL	AAS	ADR0	LRB	
1	1	1	0	0	0	0	0	Sets the I <sup>2</sup> C interface to start condition standby state in master transmit/receive mode
1	1	0	0	0	0	0	0	Sets the I <sup>2</sup> C interface to stop condition standby state in master transmit/receive mode
0	0	_	0	1	1	1	1	Slave receive mode
0	1	-	0	1	1	1	1	Slave transmit mode
1	0	-	0	1	1	1	1	Master receive mode
1	1	-	0	1	1	1	1	Master transmit mode

-: 0 or 1

Refer to 25.3.2 "Generating a Start Condition" and 25.3.3 "Generating a Stop Condition" for start/stop conditions.

#### LRB (Last receive bit) (b0)

The LRB bit function in read access is described as follows. See Table 25.10 "Functions Enabled by Writing to the S10 Register" for the bit function in write access.

The LRB bit stores the last bit value of the received data. It is used to check if the ACK is received. Condition to become 0:

- An ACK response is sent from a receiver at ACK clock.
- The ACKCLK bit in the S20 register is 0 (no ACK clock) and the last bit value of the received data is 0.
- The S00 register is written.

Condition to become 1:

- No ACK response is sent from a receiver at ACK clock.
- The ACKCLK bit is 0 (no ACK clock) and the last bit value of the received data is 1.

## ADR0 (General call detect flag) (b1)

The ADR0 bit function in read access is described as follows. See Table 25.10 "Functions Enabled by Writing to the S10 Register" for the bit function in write access.

Condition to become 0:

- Stop condition is detected.
- Start condition is detected.
- The ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).

Condition to become 1:

• The ALS bit in the S1D0 register is set to 0 (addressing format) and the received slave address is 0000000b (general call) in slave mode.

## AAS (Slave address compare flag) (b2)

The AAS bit function in read access is described as follows. See Table 25.10 "Functions Enabled by Writing to the S10 Register" for the bit function in write access.

Condition to become 0:

- The S00 register is written.
- The ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).

Condition to become 1:

- In slave receive mode, the ALS bit in the S1D0 register is set to 0 (addressing format) and the received slave address is matched with bits SAD6 to SAD0 in one of S0D0 to S0D2 registers.
- In slave receive mode, the ALS bit in the S1D0 register is set to 0 (addressing format) and the received address is 0000000b (general call).

## AL (Arbitration lost detect flag) (b3)

The AL bit function in read access is described as follows. See Table 25.10 "Functions Enabled by Writing to the S10 Register" for the bit function in write access.

Condition to become 0:

- The S00 register is written.
- The ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).

Condition to become 1:

- In master transmit mode or master receive mode, the SDAMM pin level changes to low by an external device, not by the ACK clock, when slave address is transmitted.
- The SDAMM pin level changes to low by an external device for other than the ACK clock when data is transmitted in master transmit mode.
- In master transmit mode or master receive mode, the SDAMM pin level changes to low by an external device when start condition is transmitted.
- In master transmit mode or master receive mode, the SDAMM pin level changes to low by an external device when stop condition is transmitted.
- The function to avoid start condition overlaps is started.

## PIN (I<sup>2</sup>C-bus interface interrupt request bit) (b4)

The PIN bit function in read access is described as follows. See Table 25.10 "Functions Enabled by Writing to the S10 Register" for the bit function in write access.

Condition to become 0:

- Slave address transmission is completed in master mode (including when detecting arbitration lost).
- 1-byte data transmission is completed (including when detecting arbitration lost).
- 1-byte data reception is completed (the falling edge of eighth clock is detected when the ACKCLK bit in the S20 register is 0, or the falling edge of ACK clock when the ACKCLK bit is 1.).
- The WIT bit in the S3D0 register is 1 (I<sup>2</sup>C-bus interrupt enabled at eighth clock) and 1-byte data is received (before the ACK clock).
- In slave receive mode, the ALS bit in the S1D0 register is 0 (addressing format) and any slave address stored to bits SAD6 to SAD0 in the S0Di register (i = 0 to 2) is matched with the received slave address (slave address match).
- In slave receive mode, the ALS bit in the S1D0 register is 0 (addressing format) and the general call address (0000000b) is received.
- In slave receive mode, the ALS bit in the S1D0 register is 1 (free format) and slave address reception is completed.

Condition to become 1:

- The S00 register is written.
- The S20 register is written (when the WIT bit is 1 and the internal WAIT flag is 1).
- The ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).

The IR bit in the IICIC register becomes 1 (interrupt requested) as soon as the PIN bit becomes 0 (I<sup>2</sup>Cbus interrupt requested). When the PIN bit is 0, the SCLMM pin output level is low.

However, the SCLMM pin output level does not become low when all the following conditions are met:

- In master mode, when arbitration lost is detected by a slave address, the ALS bit in the S1D0 register is 0 (addressing format), and the received address not 0000000b (general call) does not match any of bits SAD6 to SAD0 in the registers S0D0 to S0D2.
- In master mode, when arbitration lost is detected by data, the ALS bit in the S1D0 register is 0 (addressing format), and the slave address not 0000000b (general call) does not match any of bits SAD6 to SAD0 in the registers S0D0 to S0D2.

#### BB (Bus busy flag) (b5)

The BB bit function in read access is described below. See Table 25.10 "Functions Enabled by Writing to the S10 Register" for the bit function in write access.

The BB bit indicates the state of the bus system, whether the bus is free or not. The BB bit changes depending on the SCLMM and SDAMM input signals, regardless of master mode or slave mode. Condition to become 0:

- Stop condition is detected.
- The ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).

Condition to become 1:

• Start condition is detected.

#### TRX (Communication mode select bit 0) (b6)

The TRX selects transmit mode or receive mode.

Condition to become 0:

- The TRX bit is set to 0 by a program.
- Arbitration lost is detected.
- Stop condition is detected.
- Start condition overlap protect function is enabled.
- Start condition is detected when the MST bit in the S10 register is 0 (slave mode).
- No ACK is detected from a receiver when the MST bit in the S10 register is 0 (slave mode).
- The ES0 bit in the S1D0 register is set to 0 ( $I^2C$  interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).

Condition to become 1:

- The TRX bit is set to 1 by a program.
- In slave mode, the ALS bit in the S1D0 register is 0 (addressing format), the AAS bit in the S10 register becomes 1 (address matched) after receiving the slave address, and the received R/W bit is 1.

## MST (Communication mode select bit 1) (b7)


The MST bit selects master mode or slave mode. Condition to become 0:

- The MST bit is set to 0 by a program.
- The 1-byte data that lost arbitration is completed transmitting/receiving when arbitration lost is detected.
- Stop condition is detected.
- Start condition overlap protect function is enabled.
- The ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).

Condition to become 1:

• The MST bit is set to 1 by a program.

# 25.2.11 I2C0 Status Register 1 (S11)



AAS0 (Slave address 0 compare flag) (b0)

AAS1 (Slave address 1 compare flag) (b1)

AAS2 (Slave address 2 compare flag) (b2)

The AASi bit indicates an address match when the ALS bit in the S1D0 register is set to 0 (addressing format) and any slave address stored to bits SAD6 to SAD0 in the S0Di register (i = 0 to 2) are compared with the received slave address. The AASi bit becomes 1 when there is an address match or when a general call address is received.

Bits AAS2 to AAS0 are set to 0 under the following conditions.

- The ES0 bit in the S1D0 register is set to 0 (I<sup>2</sup>C interface disabled).
- The IHR bit in the S1D0 register is set to 1 (I<sup>2</sup>C interface reset).
- The S00 register is written.

## 25.3 Operations

#### 25.3.1 Clock

Set the PCKSTP16 bit in the PCLKSTP1 register to 0 (f1 provide enabled). Figure 25.5 shows the  $l^2$ C-bus Interface Clock.




Figure 25.5 I<sup>2</sup>C-bus Interface Clock

## 25.3.1.1 fVIIC

fVIIC is determined by setting a combination of the following:

- The frequency of peripheral clock f1
- The PCLK0 bit in the PCLKR register
- Bits ICK1 to ICK0 in the S3D0 register
- Bits ICK4 to ICK2 in the S4D0 register

fVIIC stops when the ES0 bit in the S1D0 register is 0 (I<sup>2</sup>C interface disabled).

See Table 25.8 "I<sup>2</sup>C-bus System Clock Select Bits" for details.

## 25.3.1.2 Bit Rate and Duty Cycle

The bit rate is determined by setting a combination of fVIIC and bits CCR4 to CCR0 in the S20 register.

Table 25.11 lists the Bit Rate of Internal SCL Output and Duty Cycle. Even if there is a change in duty cycle, the bit rate does not change. The bit rate and duty cycle described here are the ones before the I<sup>2</sup>C interface have any effect from the SCL output of external device.

Table 25.11	Bit Rate of Internal SCL Output and Duty Cycle

ltem	Standard Clock Mode	High-Speed Clock Mode (CCR value = other than 5)	High-Speed Clock Mode (CCR value = 5)
Bit rate (bps)	fVIIC 8 × CCR value	$\frac{\text{fVIIC}}{4 \times \text{CCR value}}$	$\frac{\text{fVIIC}}{2 \times \text{CCRvalue}} = \frac{\text{fVIIC}}{10}$
Duty cycle	50% <sup>(1)</sup>	50% <sup>(2)</sup>	35 to 45%

CCR value: Value set to bits CCR4 to CCR0

Notes:

1. Fluctuation of high level: -4 to +2 fVIIC cycles

2. Fluctuation of high level: -2 to +2 fVIIC cycles

When the setting value (CCR value) of bits CCR4 to CCR0 is 5 (00101b) in high-speed clock mode, the maximum bit rate should be 400 kbps in high-speed clock mode.

The bit rate and duty cycle are as follows.

• Bit rate:

 $\frac{\text{fVIIC}}{2 \times \text{CCR value}} = \frac{\text{fVIIC}}{10}$ 

When fVIIC is 4 MHz, the bit rate is 400 kbps.

• Duty cycle is 35 to 45%

Even if the bit rate is 400 kbps, the minimum low period of SCLMM clock of 1.3  $\mu s$  (I²C-bus standard) is ensured.

Table 25.12 lists the Bit Setting of Bits CCR4 to CCR0 and Bit Rate (fVIIC = 4 MHz).

Bits CCR4 to CCR0 in the S20 Register		Bit Rate	(kbps)			
CCR4	CCR3	CCR2	CCR1	CCR0	Standard Clock Mode	High-Speed Clock Mode
0	0	0	0	0	Do not set <sup>(1)</sup>	Do not set <sup>(1)</sup>
0	0	0	0	1	Do not set <sup>(1)</sup>	Do not set <sup>(1)</sup>
0	0	0	1	0	Do not set <sup>(1)</sup>	Do not set <sup>(1)</sup>
0	0	0	1	1	Do not set <sup>(2)</sup>	333
0	0	1	0	0	Do not set <sup>(2)</sup>	250
0	0	1	0	1	100	400
0	0	1	1	0	83.3	166
:	:	:	:	:	:	:
1	1	1	0	1	17.2	34.5
1	1	1	1	0	16.6	33.3
1	1	1	1	1	16.1	32.3

Table 25.12	Bit Setting of Bits CCR4 to CCR0 and Bit Rate (fVIIC = 4 MHz)
-------------	---

Notes:

1. Bits CCR4 to CCR0 should not be set to 0 to 2 regardless of the fVIIC frequency.

2. Do not exceed the maximum bit rates of 100 kbps in standard clock mode and 400 kbps in highspeed clock mode.

## 25.3.1.3 Receiving a Slave Address in Wait Mode and Stop Mode

When the CM02 bit in the CM0 register is set to 0 (peripheral clock f1 does not stop in wait mode) and the MCU has entered wait mode, the I<sup>2</sup>C interface receives the slave address even in wait mode. When the CM02 bit in the CM0 register is set to 1 (peripheral clock f1 stops in wait mode), and the CPU enters wait mode, stop mode, or low-power consumption mode, the I<sup>2</sup>C interface stops operating because fVIIC also stops.

The SCL/SDA interrupt can be used in either wait mode or stop mode.

### 25.3.2 Generating a Start Condition

Follow the procedure below when the ES0 bit in the S1D0 register is 1 ( $I^2C$  interface enabled) and the BB bit in the S10 register is set to 0 (bus free). Figure 25.6 shows the Procedure to Generate a Start Condition.

(1) Write E0h to the S10 register.

The I<sup>2</sup>C interface enters the start condition standby state and the SDAMM pin is left open.

(2) Write a slave address to the S00 register.

A start condition is generated. Then, the bit counter becomes 000b, the SCL clock signal is output for 1 byte, and the slave address is transmitted.

After a stop condition is generated and the BB bit becomes 0 (bus free), the S10 register is write disabled for 1.5 cycles of fVIIC. Therefore, when writing E0h to the S10 register and a slave address to the S00 register during the 1.5 fVIIC cycles, start condition standby state is not entered, and a start condition is not generated accordingly.

When generating a start condition immediately after the BB bit changes from 1 to 0, confirm that both the TRX and MST bits are 1 after step (1), and then execute step (2).




Figure 25.6 Procedure to Generate a Start Condition

The start condition generation timing depends on the modes - standard clock mode or high-speed clock mode. Figure 25.7 shows the Start Condition Generation Timing.

Table 25.13 lists the Setup/Hold Time for Generating a Start/Stop Condition.




Figure 25.7 Start Condition Generation Timing

Table 25.13	Setup/Hold Time for Generating a Start/Stop Condition
-------------	---

Item	STSPSEL Bit	Standard Clo	ock Mode	High-Speed Clock Mode	
nem		fVIIC cycles	fVIIC = 4 MHz	fVIIC cycles	fVIIC = 4 MHz
Setup time	0 (short mode)	20	5.0 μs	10	2.5 μs
	1 (long mode)	52	13.0 μs	26	6.5 μs
Hold time	0 (short mode)	20	5.0 μs	10	2.5 μs
	1 (long mode)	52	13.0 μs	26	6.5 μs
BB bit set/reset time	-	$\frac{SSC \ value - 1}{2} + 2$	3.375 μs <sup>(1)</sup>	3.5	0.875 μs

-: 0 or 1

STSPSEL: Bit in the S2D0 register

SSC value: Value of bits SSC4 to SSC0 in the S2D0 register Note:


1. Example value when bits SSC4 to SSC0 are 11000b.

## 25.3.3 Generating a Stop Condition

Use the following procedure when the ES0 bit in the S1D0 register is 1 ( $I^2C$  interface enabled). (1) Write C0h to the S10 register.

- The I<sup>2</sup>C interface enters the stop condition standby state and the SDAMM pin is driven low.
- (2) Write dummy data to the S00 register.
- A stop condition is generated.

The stop condition generation timing depends on the modes - standard clock mode or high-speed clock mode. Figure 25.8 shows the Stop Condition Generation Timing. See Table 25.13 "Setup/Hold Time for Generating a Start/Stop Condition" for setup/hold time.



#### Figure 25.8 Stop Condition Generation Timing

The S10 register or S00 register should not be written until the BB bit in the S10 register becomes 0 (bus free) after the instructions to generate a stop condition (refer to above (2)) are executed. If the SCLMM pin input signal becomes low until the BB bit in the S10 register becomes 0 (bus free) from the instruction to generate a stop condition is executed and the SCLMM pin becomes high-level, the internal SCL output becomes low. In this case, perform one of the steps below to stop the low signal output from the SCLMM pin (leave the SCLMM pin open).

- Generate a stop condition (perform steps (1) and (2) above).
- Set the ES0 bit in the S1D0 register to 0 (I<sup>2</sup>C interface disabled).
- Write a 1 to the IHR bit (I<sup>2</sup>C interface reset).

#### 25.3.4 Generating a Restart Condition

Use the following procedure to generate a restart condition when 1-byte data is transmitted/received.

- (1) Write E0h to the S10 register. (Start condition standby state. The SDAMM pin becomes highimpedance.)
- (2) Wait until the SDAMM pin level becomes high.
- (3) Write a slave address to the S00 register (a start condition trigger is generated)

Figure 25.9 shows the Restart Condition Generation Timing.




Figure 25.9 Restart Condition Generation Timing

## 25.3.5 Start Condition Overlap Protect

The I<sup>2</sup>C interface generates a start condition by setting registers S10 and S00 by a program. The bus system must be free before setting these registers. Check whether the bus is free with the BB bit in the S10 register by a program before setting the registers.

However, even after confirming that the bus is free, other master devices may generate a start condition before setting registers S10 and S00. In this case, when the I<sup>2</sup>C interface detects a start condition, the BB bit becomes 1 (bus busy) and the start condition overlap protect function is activated. The start condition overlap protect function operates as follows:

- The start condition standby state is not entered even if the S10 register is set to E0h.
- If the I<sup>2</sup>C interface is in a start condition standby state, exit the state.
- A start condition trigger is not generated even if a data is written to the S00 register by program.
- Bits MST and TRX in the S10 register become 0 (slave receive mode).
- The AL bit in the S10 register becomes 1 (arbitration lost detected).

Figure 25.10 shows the Start Condition Overlap Protect Operation.




Figure 25.10 Start Condition Overlap Protect Operation

The start condition overlap protect is enabled from the falling edge of SDAMM (start condition) to the completion of the slave address receive. If data is written to registers S10 and S00 during that period, the above operation is performed. Figure 25.11 shows the Start Condition Overlap Protect Function Enable Period.




Figure 25.11 Start Condition Overlap Protect Function Enable Period

## 25.3.6 Arbitration Lost

When all of the conditions below are met, the signal level of SDAMM pin becomes low by an external device and the I<sup>2</sup>C interface determines that it has lost arbitration.

- (a) Transmit/receive (one of the following)
  - Slave address transmit in master transmit mode or master receive mode
  - Data transmit (not an ACK clock) in master transmit mode
  - Start condition generated in master transmit mode or master receive mode
  - Stop condition generated in master transmit mode or master receive mode
- (b) Internal SDA output: High
- (c) SDAMM pin level: Low (sampling at the rising edge of the clock of SCLMM pin.)

Figure 25.12 shows Operation Example When Arbitration Lost is Detected.




Figure 25.12 Operation Example When Arbitration Lost is Detected

When arbitration lost is detected:

- The AL bit in the S10 register becomes 1 (arbitration lost detected)
- Internal SDA output becomes high. (SDAMM becomes high-impedance)
- Slave receive mode is entered by setting both the TRX and MST bits in the S10 registers to 0 (receive mode and slave mode, respectively).

In order to set the AL bit to 0 again after arbitration lost is detected, set a value to the S00 register. When arbitration lost is detected during slave address transmission, the I<sup>2</sup>C interface automatically enters the slave receive mode and receives the slave address sent from another master. When the ALS bit in the S1D0 register is 1 (addressing format), the slave address comparison result is determined by reading bits ADR0 and AAS in the S10 register.

When arbitration lost is detected during data transmission, slave receive mode is automatically entered. Also, when arbitration lost is detected, the TRX bit becomes 0 (receive mode) even when the bit after the slave address is 1 (read). Therefore, after arbitration lost is detected, read the S00 register. When bit 0 in the S00 register is 1, write 4Fh (slave transmit mode) to the S10 register and execute slave transmission.

#### 25.3.7 Detecting Start/Stop Conditions

Figure 25.13 shows Start Condition Detection, Figure 25.14 shows Stop Condition Detection, and Table 25.14 lists Conditions to Detect Start/Stop Condition.

A start/stop condition is detected only when the start/stop condition detect conditions (SCL open time, setup time, and hold time) are selected by bits SSC4 to SSC0 in the S2D0 register, and the signals input to pins SCLMM and SDAMM meet all three conditions (SCLMM open time, setup time, and hold time) listed in Table 25.14.

The BB bit in the S10 register becomes 1 when a start condition is detected and 0 when a stop condition is detected. The set timing and reset timing of the BB bit depends on the mode, standard mode or high-speed clock mode. Refer to the BB bit set/reset times in Table 25.15.

Table 25.15 lists the Recommended Value of Bits SSC4 to SSC0 in Standard Clock Mode.




Figure 25.13 Start Condition Detection




Figure 25.14 Stop Condition Detection

	Standard Clock Mode	High-Speed Clock Mode
SCLMM open time	SSC value + 1 cycle	4 cycles
Setup time	$\frac{SSC \text{ value}}{2} + 1 \text{ cycles}$	2 cycles
Hold time	SSC value cycles	2 cycles
BB bit setting/resetting time	$\frac{SSC \text{ value} - 1}{2} + 2 \text{ cycles}$	3.5 cycles

#### Table 25.14 Conditions to Detect Start/Stop Condition

Unit: Number of fVIIC cycles

SSC value: Value of bits SSC4 to SSC0 in the S2D0 register

Table 25.15 Recommended Value of Bits SSC4 to SSC0 in Standard Clock I	Node
--	------

SSC Value		BB Bit			
fVIIC	(recommended)	SCLMM open time	Setup time	Hold time	Setting/Resetting Time
5 MHz	11110b	6.2 μs (31)	3.2 μs (16)	3.0 μs (15)	3.3 μs (16.5)
4 MHz	11010b	6.75 μs (27)	3.5 μs (14)	3.25 μs (13)	3.625 μs (14.5)
	11000b	6.25 μs (25)	3.25 μs (13)	3.0 μs (12)	3.375 μs (13.5)
2 MHz	01100b	6.5 μs (13)	3.5 μs (7)	3.0 µs (6)	3.75 μs (7.5)
2 1011 12	01010b	5.5 μs (11)	3.0 μs (6)	2.5 μs (5)	3.25 μs (6.5)
1 MHz	00100b	5.0 μs (5)	3.0 µs (3)	2.0 μs (2)	3.5 µs (3.5)

SSC value: Value of bits SSC4 to SSC0 in the S2D0 register

(): Number of fVIIC cycles

### 25.3.8 Operation after Transmitting/Receiving a Slave Address or Data

After a slave address or 1-byte data has been transmitted/received, the PIN bit in the S10 register becomes 0 (interrupt requested) at the falling edge of the ACK clock. The IR bit in the IICIC register becomes 1 (interrupt requested) at the same time. The value in the S10 register and so on changes depending on the state of the transmit/receive data, and the level of pins SCLMM and SDAMM. Figure 25.15 shows Operation After Transmitting/Receiving a Slave Address or Data.





Figure 25.15 Operation After Transmitting/Receiving a Slave Address or Data

#### 25.3.9 Timeout Detection

If the SCL clock is stopped during transmission/reception, each device stops operating, keeping the communication state. The timeout detection function detects timeouts and generates an I<sup>2</sup>C-bus interrupt request when the SCLMM pin is driven high for more than the selected timeout detection period during transmission/reception. Figure 25.16 shows the Timeout Detection Timing. Refer to "TOSEL (Timeout Detection Period Select Bit) (b2)" in 25.2.9 "I2C0 Control Register 2 (S4D0)" for the timeout detection period.



#### Figure 25.16 Timeout Detection Timing

A timeout is detected when the following conditions are all met:

- The TOE bit in the S4D0 register is set to 1 (timeout detection enabled)
- The BB bit in the S10 register is set to 1 (bus busy)
- The SCLMM pin is driven high for more than the timeout detect period

When a timeout is detected:

- The TOF bit in the S4D0 register becomes 1 (timeout detected)
- The IR bit in the IICIC register becomes 1 (I<sup>2</sup>C-bus interrupt requested)

When the timeout is detected, perform one of the following:

- Set the ES0 bit in the S1D0 register to 0 (disabled).
- Set the IHR bit in the S1D0 register to 1 (I<sup>2</sup>C interface reset).

## 25.3.10 Data Transmit/Receive Examples

The data transmit/receive examples are described in this section. The conditions for the examples are follows.

- Slave address: 7 bits
- Data: 8 bits
- ACK clock
- Standard clock mode, bit rate: 100 kbps (fIIC: 20 MHz; fVIIC: 4 MHz)

20 MHz (fIIC) divided-by-5 = 4 MHz (fVIIC),

- 4 MHz (fVIIC) divided-by-8 and further divided-by-5 = 100 kbps (bit rate)
- In receive mode, an ACK response is sent for data other than the last data. NACK is returned after the last data is received.
- When receiving data, I<sup>2</sup>C-bus interrupt at the eighth clock (just before ACK clock): disabled
- Stop condition interrupt: enabled
- Timeout detect interrupt: disabled
- Set an own slave address to the S0D0 register (registers S0D1 or S0D2 should not be used)

If an I<sup>2</sup>C-bus interrupt at 8th clock (just before ACK clock) is enabled in data receive, a receiver generates ACK or NACK after each byte of data has been received.

### 25.3.10.1 Initial Settings

Follow the initial setting procedures below for 25.3.10.2 to 25.3.10.5.

- (1) Write an own slave address to bits SAD6 to SAD0 in the S0D0 register.
- (2) Write 85h to the S20 register. (CCR value: 5, standard mode selected, ACK clock presents)
- (3) Write 18h to the S4D0 register. (fVIIC: fIIC divided-by-5, timeout interrupt disabled)
- (4) Write 01h to the S3D0 register. (stop condition detect interrupt enabled and I<sup>2</sup>C-bus interrupt at eighth clock is disabled when receiving data)
- (5) Write 0Fh to the S10 register. (slave receive mode)
- (6) Write 98h to the S2D0 register (SSC value: 18h; start/stop condition generation timing: long mode)
- (7) Write 08h to the S1D0 register (bit counter: 8, I<sup>2</sup>C interface enabled, addressing format, input level: I<sup>2</sup>C-bus input)

If the MCU uses a single-master system and it is a master, start the initial setting procedures from step (2).

### 25.3.10.2 Master Transmission

Master transmission is described in this section. The initial settings described in 25.3.10.1 "Initial Settings" are assumed to be completed. Figure 21.17 shows the operation of master transmission. The following programs (A) to (C) are executed at the (A) to (C) in Figure 25.17, respectively.




Figure 25.17 Example of Master Transmission

- (A) Slave address transmission
  - (1) The BB bit in the S10 register must be 0 (bus free).
  - (2) Write E0h to the S10 register. (start condition standby)
  - (3) Write a slave address to the seven most significant bits (MSB) and set the least significant bit (LSB) to 0. (start condition generated, then slave address transmitted)
- (B) Data transmission
  - (in I<sup>2</sup>C-bus interrupt routine)
  - (1) Write transmit data to the S00 register. (data transmission)

#### (C) Completion of Master transmission

- (in I<sup>2</sup>C-bus interrupt routine)
- (1) Write C0h to the S10 register. (Stop condition standby state)
- (2) Write dummy data to the S00 register. (stop condition generated)

When the transmission is completed or ACK is not returned from slave device (NACK returned), master transmission should be completed as shown in the example above.

## 25.3.10.3 Master Reception

The master reception is described in this section. The initial settings described in 25.3.10.1 "Initial Settings" are assumed to be completed. Figure 25.18 shows the operation example of master reception. The following programs (A) to (D) are executed at the (A) to (D) in Figure 25.18, respectively.




Figure 25.18 Example of Master Reception

- (A) Slave address transmission
  - (1) The BB bit in the S10 register must be 0 (bus free).
  - (2) Write E0h to the S10 register. (Start condition standby)
  - (3) Write a slave address to the seven most significant bits (MSB) and a 1 to the least significant bit (LSB). (Start condition generated, then slave address transmitted)
- (B) Data reception 1 (after slave address transmission)
  - (In I<sup>2</sup>C-bus interrupt routine)
  - (1) Write AFh to the S10 register. (Master receive mode)
  - (2) Set the ACKBIT bit in the S20 register to 0 (ACK presents) because the data is not the last one.
  - (3) Write dummy data to the S00 register
- (C) Data reception 2 (data reception)
  - (In I<sup>2</sup>C-bus interrupt routine)
  - (1) Read the received data from the S00 register
  - (2) Set the ACKBIT bit in the S20 register to 1 (no ACK) because the data is the last one.
  - (3) Write dummy data to the S00 register
- (D) End of master reception
  - (In I<sup>2</sup>C-bus interrupt routine)
  - (1) Read the received data from the S00 register
  - (2) Write C0h to the S10 register. (Stop condition standby state)
  - (3) Write dummy data to the S00 register (stop condition generated)

#### 25.3.10.4 Slave Reception

The slave reception is described in this section. The initial settings described in 225.3.10.1 "Initial Settings" are assumed to be completed. Figure 25.19 shows the example of slave reception. The following programs (A) to (C) are executed at the (A) to (C) in Figure 25.19, respectively.




Figure 25.19 Example of Slave Reception

- (A) Slave receive is started.
  - (In I<sup>2</sup>C-bus interrupt routine)
  - (1) Check the content of S10 register. When the TRX bit is 0, the I<sup>2</sup>C interface is in slave receive mode.
  - (2) Write dummy data to the S00 register.
- (B) Data reception 1
  - (In I<sup>2</sup>C-bus interrupt routine)
  - (1) Read the received data from the S00 register.
  - (2) Set the ACKBIT bit in the S20 register to 0 (ACK presents) because the data is not the last one.
  - (3) Write dummy data to the S00 register.
- (C) Data reception 2
  - (In I<sup>2</sup>C-bus interrupt routine)
  - (1) Read the received data from the S00 register
  - (2) Set the ACKBIT bit in the S20 register to 1 (no ACK presents) because the data is the last one.
  - (3) Write dummy data to the S00 register.

#### 25.3.10.5 Slave Transmission

The slave transmission is described in this section. The initial settings described in 25.3.10.1 "Initial Settings" are assumed to be completed. Figure 25.20 shows the example of slave transmission. The following programs (A) to (B) are executed at the (A) and (B) in Figure 25.20, respectively.

When arbitration lost is detected, the TRX bit becomes 0 (receive mode) even when the bit after the slave address is 1 (read). Therefore, after arbitration lost is detected, read the S00 register. When the bit 0 in the S00 register is 1, write 4Fh (slave transmit mode) to the S10 register and execute slave transmission.




Figure 25.20 Example of Slave Transmission

- (A) Start of slave transmission
  - (In I<sup>2</sup>C-bus interrupt routine)
  - (1) Check the content of the S10 register. When the TRX bit is set to 1, the I<sup>2</sup>C interface is in slave transmit mode.
  - (2) Write a transmit data to the S00 register
- (B) Data transmission
  - (In I<sup>2</sup>C-bus interrupt routine)
  - (1) Write a transmit data to the S00 register

Write dummy data to the S00 register even if an interrupt occurs at an ACK clock of the last transmit data. When the S00 register is written, the SCLMM pin becomes high-impedance.

### 25.4 Interrupts

The I<sup>2</sup>C interface generates interrupt requests. Figure 25.21 shows I<sup>2</sup>C Interface Interrupts, and Table 25.16 lists I<sup>2</sup>C-bus Interrupts.




Figure 25.21 I<sup>2</sup>C Interface Interrupts

		Associated E	Bits (Register)	Interrupt
Interrupt	Interrupt Source	Interrupt enabled	Interrupt request	Control Register
	Completion of data transmit/receive When the ACKCLK bit in the S20 register is 0: Detection of the falling edge of the last clock of transmit/receive data through SCLMM pin When the ACKCLK bit is 1: Detection of the falling edge of ACK clock through SCLMM pin	_		
rpt	Data reception (before ACK clock) Detection of the falling edge of the last clock of transmit/receive data through SCLMM pin	WIT (S3D0)		
I <sup>2</sup> C-bus Interrupt	Detection of slave address match Received slave address matches bits SAD6 to SAD0 in registers S0D0 to S0D2 in slave receive mode with addressing format (AAS bit in the S10 register = 1)		PIN (S10)	IICIC
	Detection of general call General call in slave receive mode with addressing format (ADR0 bit in the S10 register = 1)	_		
	Completion of receiving slave address in slave receive mode with free format			
	Stop condition detected	SIM (S3D0)	SCPIN (S4D0)	
	Timeout detected	TOE (S4D0)	TOF (S4D0)	
SCL/SDA interrupt	Detection of the falling edge or rising edge of I/O signal for the SCLMM or SDAMM pin	_	_	SCLDAIC

#### Table 25.16 I<sup>2</sup>C-bus Interrupts

Refer to 14.7 "Interrupt Control". Table 25.17 lists Registers Associated with I<sup>2</sup>C Interface Interrupts.

Address	Register	Symbol	Reset Value
007Bh	I2C-bus Interface Interrupt Control Register	IICIC	XXXX X000b
007Ch	SCL/SDA Interrupt Control Register	SCLDAIC	XXXX X000b
0206h	Interrupt Source Select Register 2	IFSR2A	00h

Table 25.17 Registers Associated with PC interface interrupts	Table 25.17	Registers Associated with I <sup>2</sup> C Interface Interrupts
---	-------------	---

When using the I<sup>2</sup>C-bus interface interrupt, set the IFSR22 bit in the IFSR2A register to 1 (I<sup>2</sup>C-bus interrupt). When using the SCL/SDA interrupt, set the IFSR23 bit in the IFSR2A register to 1 (SCL/SDA interrupt).

The SCL/SDA interrupt is enabled even in wait mode and stop mode.

The IR bit in the SCLDAIC register may become 1 (interrupt requested) when the ES0 bit in the S1D0 register, the SIP bit in the S2D0 register, or the SIS bit in the S2D0 register is changed. Therefore, follow the procedure below to change these bits. Refer to 14.13 "Notes on Interrupts".

- (1) Set bits ILVL2 to ILVL0 in the SCLDAIC register to 000b (interrupt disabled).
- (2) Set the ES0 bit in the S1D0 register and bits SIP and SIS in the S2D0 register.
- (3) Set the IR bit in the SCLDAIC register to 0 (no interrupt request).

#### 25.5 Notes on Multi-Master I<sup>2</sup>C-bus Interface

#### 25.5.1 Limitation on CPU Clock

When the CM07 bit in the CM0 register is 1 (CPU clock is a sub clock), do not access the registers listed in Table 25.4 "Register Configuration". Set the CM07 bit to 0 (main clock or on-chip oscillator clock) to access these registers.

#### 25.5.2 Register Access

Refer to the notes below when accessing the I<sup>2</sup>C interface control registers. The period from the rising edge of the first clock of the slave address or 1-byte data transmission/reception to the falling edge of an ACK clock is considered to be the transmission/reception period. When the ACKCLK bit is 0 (no ACK clock), the transmission/reception period is from the rising edge of the first clock of the slave address or 1-byte data transmission/reception to the falling edge of the slave address or 1-byte data transmission/reception period.

#### 25.5.2.1 S00 Register

Do not write to the S00 register during transmission/reception.

#### 25.5.2.2 S1D0 Register

Do not change bits other than the IHR bit in the S1D0 register during transmission/reception.

#### 25.5.2.3 S20 Register

Do not change bits other than the ACKBIT bit in the S20 register during transmission/reception.

#### 25.5.2.4 S3D0 Register

- Do not use the bit managing instruction (read-modify-write instruction) to access the S3D0 register. Use the MOV instruction to write to this register.
- Rewrite bits ICK1 and ICK0 when the ES0 bit in the S1D0 register is 0 (I<sup>2</sup>C interface disabled).

## 25.5.2.5 S4D0 Register

Rewrite bits ICK4 to ICK2 when the ES0 bit in the S1D0 register is 0 (I<sup>2</sup>C interface disabled).

#### 25.5.2.6 S10 Register

- Do not use the bit managing instruction (read-modify-write instruction) to access the S10 register. Use the MOV instruction to write to this register.
- Do not write to the S10 register when bits MST and TRX change their values.

Refer to operation examples in 25.3 "Operations" for bits MST and TRX change.

# 26. Consumer Electronics Control (CEC) Function

## 26.1 Introduction

The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI).

Table 26.1 and Table 26.2 list the CEC Function Specifications, Figure 26.1 shows the CEC Function Block Diagram and Table 26.3 lists the I/O Pin.

Item	Specification
	fC, timer A0 underflow
Count sources	In either case, set the frequency to 32.768 kHz and the oscillation
	allowable error to within ±1%.
	Start bit: 1 bit
Data formats	Data bit: 8 bits
	EOM bit: 1 bit
	ACK bit: 1 bit
Transmission start condition	Before transmission starts, satisfy the following requirement:
	<ul> <li>The CTXDEN bit in the CECC3 register = 1 (transmission enabled)</li> </ul>
	Before reception starts, satisfy the following requirements:
Reception start condition	<ul> <li>The CRXDEN bit in the CECC3 register = 1 (reception enabled)</li> </ul>
	Start bit detected
	A transmit interrupt is generated when:
	<ul> <li>8 bits of data have been transmitted.</li> </ul>
	<ul> <li>10 bits of data have been transmitted.</li> </ul>
	A transmit error interrupt is generated when:
	<ul> <li>Transmit arbitration lost occurs.</li> </ul>
	<ul> <li>NACK is received during transmission (ACK received during</li> </ul>
Lateral et al. and	broadcast transmission).
Interrupt request	A receive interrupt is generated when:
generation timing	<ul> <li>8 bits of data have been received.</li> </ul>
	<ul> <li>10 bits of data have been received.</li> </ul>
	<ul> <li>The above receive interrupts can be confined to when matching Destination address or during broadcast.</li> </ul>
	The start bit has been received.
	A receive error interrupt is generated when:
	• A signal outside the tolerated range is received.
	Arbitration lost
	If one of the following conditions occurs during transmission, arbitration
	lost is detected:
	• When changing the CEC pin from Hi-Z to low output, the pin level is
	already low.
	• When changing the CEC pin from low output to Hi-Z, the pin level
Error detection	remains low even though it is outside the tolerated range.
	Transmission error
	The value of the CCTBA bit in the CCTB2 register matches the value of
	the CTNACK bit in the CECC2 register.
	Acceptable range error
	Low or high period of the data bit is outside the tolerated range.

 Table 26.1
 CEC Function Specifications (1/2)

Item	Specification
	Digital filter enabled/disabled
	Transmission stop selected
	Transmission stop by receiving ACK or NACK can be selected.
	Arbitration lost detection conditions
	One of the following conditions can be selected:
	<ul> <li>When transmitting the start bit and the data bit of Initiator address</li> </ul>
	When transmitting the start bit and all data bits
	Transmit rising timing selected
	<ul> <li>Selected from 8 levels, standard value -180 μs to standard value +30 μs</li> </ul>
	Transmit falling timing selected
	<ul> <li>Start bit: standard value -160 μs to standard value</li> </ul>
	• Data bit: selectable from 4 levels, standard value -310 μs to standard value
	Receive edge detection selected
	One of the following conditions can be selected.
	Only a falling edge detected
	Both falling and rising edges detected
	ACK output in receiving process
Select functions	One of the following conditions can be selected.
ctic	Inserted by program
fur	Set by the CCRBAO bit of CCRB2 register.
ect	Inserted by hardware
Sele	ACK is output when matching Destination address.
0,	NACK is output when not matching or in Broadcast.
	Start bit acceptable range
	• Select ±200µs or ±300µs
	Data bit acceptable range
	One of the following conditions can be selected.
	• Period between a falling edge and a rising edge $\pm 200 \ \mu s$ ,
	Period between a falling edge and a falling edge $\pm 350 \ \mu s$
	• Period between a falling edge and a rising edge $\pm 300 \ \mu s$ ,
	Period between a falling edge and a falling edge $\pm 500 \ \mu s$
	Low pulse output when receive error occurs
	• Whether error low pulse is output or not can be selected when the receive error occurs.
	Low pulse output wait control when receive error occurs.
	One of the following conditions can be selected.
	• Error low pulse is output in synchronization with the rising edge of the CEC input signal if the
	CEC input signal is low level when the receive error occurs.
	• Error low pulse is output immediately after the error occurs regardless of the CEC input signal
	state.

# Table 26.2 CEC Function Specifications (2/2)




Figure 26.1 CEC Function Block Diagram

#### Table 26.3 I/O Pin

Pin Name	I/O	Description
CEC	Input/Output	CEC input and output (N-channel open drain output)
Notor		

Note:


1. Set the direction bit of the ports sharing a pin to 0 (input mode).

#### 26.2 Registers

The CEC function's bits and registers are synchronized with the count source. The register value changes immediately after being rewriting by a program, while the internal circuit starts to operate from the next count source timing.

Table 26.4	Registers		
Address	Register	Symbol	Reset Value
0350h	CEC Function Control Register 1	CECC1	XXXX X000b
0351h	CEC Function Control Register 2	CECC2	00h
0352h	CEC Function Control Register 3	CECC3	XXXX 0000b
0353h	CEC Function Control Register 4	CECC4	00h
0354h	CEC Flag Register	CECFLG	00h
0355h	CEC Interrupt Source Select Register	CISEL	00h
0356h	CEC Transmit Buffer Register 1	CCTB1	00h
0357h	CEC Transmit Buffer Register 2	CCTB2	XXXX XX00b
0358h	CEC Receive Buffer Register 1	CCRB1	00h
0359h	CEC Receive Buffer Register 2	CCRB2	XXXX X000b
035Ah	CEC Receive Follower Address Set Register 1	CRADRI1	00h
035Bh	CEC Receive Follower Address Set Register 2	CRADRI2	00h
0366h	Port Control Register	PCR	0000 0XX0b

# 26.2.1 CEC Function Control Register 1 (CECC1)



## CECEN (CEC enable bit) (b0)

Set the CECEN bit to 1 (Enabled) when the count source is selected by using bits CCLK1 to CCLK0 and the count source is stable.

When the CECEN bit is set to 0 (Disabled), the circuit of the CEC function is reset.

CCLK1 to CCLK0 (Clock source select bit) (b2-b1)

Change the clock source when the CECEN bit is set 0 (CEC disabled).

# 26.2.2 CEC Function Control Register 2 (CECC2)

b6 b5 b4 b3 b2 b1 b0	Symbol CECC2	Address 0351h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	CRRNG	Receive edge detection select bit	<ul><li>0: Detects falling edge acceptable range</li><li>1: Detects both edges acceptable range</li></ul>	RW
	CTNACK	Transmit NACK (ACK) end select bit	0: End with ACK 1: End with NACK	RW
<u> </u>	CTACKEN	Transmit NACK (ACK) end control bit	0: Continue to transmit 1: End with NACK/ACK	RW
	CRACK	ACK output control bit	0: Inserted by program 1: Inserted by hardware	RW
	CTABTS	Arbitration lost detect condition select bit	0: When transmitting start bit and Initiator address 1: When transmitting start bit and all data bits	RW
     	CFIL	Digital filter enable bit	0: Filter disabled 1: Filter enabled	RW
   	CSTRRNG	Start bit acceptable range select bit	0: ±200 μs 1: ±300 μs	RW
	CDATRNG	Data bit acceptable range select bit	<ul> <li>0: Period between falling edge and rising edge ± 200 μs Period between falling edge and falling edge ± 350 μs</li> <li>1: Period between falling edge and rising edge ± 300 μs Period between falling edge and falling edge ± 500 μs</li> </ul>	RW

# CTNACK (Transmit NACK (ACK) end select bit) (b1)

This bit is enabled when the CTACKEN bit is set to 1 (end with ANCK/ACK).

# CTACKEN (Transmit NACK (ACK) end control bit) (b2)

Select the end condition by using the CTNACK bit when the CTACKEN bit is set to 1 (end with NACK/ACK).

## CRACK (ACK output control bit) (b3)


When the CRACK bit is set 0 (inserted by program), the value of the CCRBAO bit in the CCRB2 register is output as ACK data.

When the CRACK bit is set to 1 (inserted by hardware), ACK is output if the received Destination address matches the address selected by the CRADRI1 or CRADRI2 register. Table 26.5 lists ACK Output When Inserted by Hardware.

	Destination Address	
Received Destination Address	Address selected by the CRADRI1 or CRADRI2 register (own address)	ACK Output
Directly address (0000b to 1110b)	Matches the received Destination address	ACK
	Does not match the received Destination address	NACK
Broadcast (1111b)	1111b (matches the received Destination address)	ACK
	0000b to 1110b	NACK

# Table 26.5 ACK Output When Inserted by Hardware

# 26.2.3 CEC Function Control Register 3 (CECC3)



CTXDEN (Transmit enable bit) (b0) CRXDEN (Receive enable bit) (b1)

When changing the values of these bits, transmission/reception is enabled or disabled after one or more cycles of the clock source elapses.

# CREGCLR (Receive edge detect flag clear bit) (b2)

The CREGFLG bit in the CECC4 register becomes 0 by setting the CREGCLR bit to 1 when CEC input is Hi-Z. When CEC input is low, the CREGFLG bit remains unchanged even if the CREGCLR bit is set to 1.

The CREGCLR bit retains the value written to it.

In order set the CREGFLG bit to 0 again by setting the CREGCLR bit to 1, first set the CREGCLR bit to 0, then set it to 1.

Figure 26.2 shows the Operation of Bits CREGFLG and CREGCLR.




Figure 26.2 Operation of Bits CREGFLG and CREGCLR

## CEOMI (EOM disable bit) (b3)

Whether the operation continues or stops can be selected when the EOM is 1. Table 26.6 lists Operation When the EOM is 1.

When the CEOMI bit is set to 1 (EOM disabled), data transmission continues even though the EOM is 1. To stop transmitting, set the CTXDEN bit in the CECC3 register to 0 (transmission disabled).

#### Table 26.6 Operation When the EOM is 1

CEOMI	Operation WI	nen EOM is 1
Bit	Reception	Transmission
0	Subsequent data reception is ignored once the data that the EOM is 1 (wait for start bit) is received.	Subsequent data is not transmitted once the data that the EOM is 1 is transmitted.
1	ACK/NACK is returned even if the data that the EOM is 1 is received.	Data is transmitted even if the data that the EOM is 1 is transmitted.

# 26.2.4 CEC Function Control Register 4 (CECC4)

EC Function Con	U			
7 b6 b5 b4 b3 b2 b1 b0	Symbol	Address	After Reset	
╶┼┼┼┼┼┼┼┼┼┼┼┤	CECC4	0353h	00h	
	Bit Symbol	Bit Name	Function	RW
	CRISE0		b2 b1 b0 0 0 0: Standard value 0 0 1: Standard value - 30 μs	RW
	CRISE1	Rising timing select bit	0 1 0: Standard value - 60 μs 0 1 1: Standard value - 90 μs 1 0 0: Standard value - 120 μs	RW
	CRISE2		1         0         1: Standard value - 150 μs           1         1         0: Standard value - 180 μs           1         1         1: Standard value + 30 μs	RW
	CABTEN	Error low pulse output enabled bit	0: Disabled 1: Enabled	RW
	CFALL0	Falling timing select bit	Refer to the following.	RW
	CFALL1		The following.	RW
	CREGFLG	Receive edge detect flag	0: Not detected 1: Detected	RO
	CABTWEN	Error low pulse output wait control bit	<ul> <li>0: Low pulse output regardless of CEC signal state</li> <li>1: Low pulse output at the rising edge of the CEC signal</li> </ul>	RW

# CRISE2-CRISE0 (Rising timing select bit) (b2-b0)

The rising timing of the signal in transmission is selected. The rising timing is common to the start bit and data bit.

## CABTEN (Error low pulse output enable bit) (b3)

When the CABTEN bit is set to 1 (low pulse output enabled in receive error), 3.6 ms of low pulse is output if the data bit in reception is out of the acceptable range. Output timing is selected by the CABTWEN bit.

## CFALL1-CFALL0 (Falling timing select bit) (b5-b4)

The falling timing of the signal in transmission is specified.

 Table 26.7
 Falling Timing of Signal in Transmission

Bits CFALL1 to CFALL0	Falling		
	Start Bit	Data Bit	
00b	Standard value	Standard value	
01b	Standard value - 40 $\mu$ s	Standard value - 190 μs	
10b	Standard value - 100 μs	Standard value - 250 μs	
11b	Standard value - 160 $\mu$ s	Standard value - 310 μs	

## CREGFLG (Receive edge detect flag) (b6)

Refer to Figure 26.2 "Operation of Bits CREGFLG and CREGCLR". Condition to become 0.

• Set the CREGCLR bit in the CECC3 register to 1 when the CEC input is Hi-Z.

Condition to become 1.

• The CEC input is low level.

## CABTWEN (Error low pulse output wait control bit) (b7)

This bit is enabled when the CABTEN bit is set to 1 (low pulse output enabled in reception error). If the receive error occurs when the CABTWEN bit is set to 1 (low pulse output at rising edge of the CEC signal) and the CEC input is low, 3.6 ms of low pulse is output from the rising edge of the CEC signal after the error. If there is no rising edge of the CEC signal within 3.6 ms from the reception error, low pulse is not output because it is assumed that another device outputs error low pulse.

# 26.2.5 CEC Flag Register (CECFLG)

CEC Flag Register				
b7 b6 b5 b4 b3 b2 b1 b0	Symbol CECFLG	Address 0354h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	CRFLG	Receive status flag	0: Waiting 1: Receiving	RO
	CTFLG	Transmit status flag	0: Waiting 1: Receiving	RO
	CRERRFLG	Receive error detect flag	0: Not detected 1: Error detected (out of the determinable range)	RO
	CTABTFLG	Arbitration lost detect flag	0: Not detected 1: Detected	RO
 	CTNACKFLG	Transmit NACK detect flag	0: Not detected 1: NACK detected (when transmitting Directly addressed) ACK detected (in Broadcast)	RO
	CRD8FLG	8th bit of data receive flag	0: 8th bit not received or 10th bit received 1: 8th bit received	RO
 	CTD8FLG	8th bit of data transmit flag	0: 8th bit not transmitted or 10th bit transmitted 1: The 8th bit transmitted	RO
	CRSTFLG	Start bit detection	<ul><li>0: Start bit not detected or 8th bit received.</li><li>1: Start bit detected</li></ul>	RO

# CRFLG (Receive status flag) (b0)

Condition to become 0.

Waiting

Condition to become 1.

- Receiving
- Error low pulse is being output when the CABTEN bit in the CECC4 register is set to 1 (error low pulse output enabled).

## CRERRFLG (Receive error detect flag) (b2)

Condition to become 0.

- Set the CRXDEN bit in the CECC3 to 0 (receive disabled).
- Condition to become 1.
  - Low or high period of the data bit is out of the acceptable range

## CTABTFLG (Arbitration lost detect flag) (b3)

Condition to become 0.

• Set the CTXDEN bit in the CECC3 register to 0 (transmit disabled).

CTNACKFLG (Transmit NACK detect flag) (b4)

Condition to become 0.


• Set the CTXDEN bit in the CECC3 register to 0 (transmit disabled).

# 26.2.6 CEC Interrupt Source Select Register (CISEL)

7 b6 b5 b4 b3 b2 b1 b0	Symbol CISEL	Address 0355h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	CRISEL0	8th bit receive interrupt enable bit	0: Disabled 1: Enabled	RW
	CRISEL1	10th bit receive interrupt enable bit	0: Disabled 1: Enabled	RW
	CRISEL2	Receive error interrupt enable bit	0: Disabled 1: Enabled	RW
	CRISELM	Receive interrupt mode select bit	<ul> <li>0: No limitation of 8th/10th bit receive interrupt</li> <li>1: 8th/10th bit receive interrupt occurs only when matching Destination address or in Broadcast</li> </ul>	RW
	CTISEL0	8th bit transmit interrupt enable bit	0: Disabled 1: Enabled	RW
	CTISEL1	10th bit transmit interrupt enable bit	0: Disabled 1: Enabled	RW
	CTISEL2	Transmit error interrupt enable bit	0: Disabled 1: Enabled	RW
	CRISELS	Reception start bit interrupt enable bit	0: Disabled 1: Enabled	RW


Set the CECEN bit in the CECC1 register to 0 (CEC disabled) to change the CISEL register.

# 26.2.7 CEC Transmit Buffer Register 1 (CCTB1)



Rewrite the CCTB1 register when the CTXDEN bit in the CECC3 register is set to 0 (transmit disabled), or the CTXDEN bit is set to 1 and the CTD8FLG in the CECFLG register is set to 1 (while bits EOM and ACK are being transmitted after the eighth bit has been transmitted). Do not rewrite the CCTB1 register when the CTXDEN bit is set to 1 and the CTD8FLG bit is set to 0 (while the first bit to eighth bit are being transmitted).

# 26.2.8 CEC Transmit Buffer Register 2 (CCTB2)




# CCTBE (Transmit data EOM bit) (b0)

Rewrite the CCTBE bit when the CTXDEN bit in the CECC3 register is set to 0 (transmit disabled), or the CTXDEN bit is set to 1 and the CTD8FLG in the CECFLG register is set to 1 (while bits EOM and ACK are being transmitted after the eighth bit has been transmitted). Do not rewrite the CCTBE bit when the CTXDEN bit is set to 1 and the CTD8FLG bit is set to 0 (while the first bit to eighth bit are being transmitted).

# CCTBA (Transmit data ACK input bit) (b1)


Read the CCTBA bit after transmitting the tenth bit (ACK bit) (the CTD8FLG bit in the CECFLG register changes from 1 to 0).

# 26.2.9 CEC Receive Buffer Register 1 (CCRB1)



Read the CCRB1 register after receiving the eighth bit (the CRD8FLG bit in the CECFLG register changes from 0 to 1).

# 26.2.10 CEC Receive Buffer Register 2 (CCRB2)



# CCRBE (Receive data EOM bit) (b0)

Read the CCRBE bit after receiving the tenth bit (ACK bit) (the CRD8FLG bit in the CECFL register changes from 1 to 0).

# CCRBAO (Receive data ACK output bit) (b1)


The CCRBAO bit is enabled when the CRACK bit in the CECC2 register is set to 0 (inserted by program).

Rewrite the CCRBAO bit when the CRXDEN bit in the CECC3 register is set to 0 (receive disabled), or the CRXDEN bit is set to 1 and the start bit to EOM bit are being received. Do not rewrite the CCRBAO bit when the ACK bit is being transmitted.

# CCRBAI (Receive data ACK input bit) (b2)

Read the CCRBAI bit after the tenth bit (ACK bit) is received (the CRD8FLG bit in the CECFL register changes from 1 to 0).

# 26.2.11 CEC Receive Follower Address Set Register 1 (CRADRI1), CEC Receive Follower Address Set Register 2 (CRADRI2)



Select the receive follower address (own address).

Set the CECEN bit in the CECC1 register to 0 (CEC disabled) to change registers CRADRI1 and CRADRI2.

ACK is returned by setting the CRADRI27 bit to 1 (selects 1111b) when the Follower address is 1111b (Broadcast) and the CRACK bit in the CECC2 register is 1 (ACK output in reception is inserted by hardware).

When the received Destination address matches the address selected by the CRADRI1 or CRADRI2 register, it may be described as Destination address match in this chapter.

b7 b6 b5 b4 b3 b2 b1 b0	Symbol PCR	,	ddress 0366h	After Reset 0000 0XX0b
	Bit Symbol	Bit Name	Function	RW
	PCR0	Port P1 control bit	Operation performed when the P1 register read 0 : When the port is set to input, the input levels of pins P1_0 to P1_7 are read. When set to output, the port latch is read 1 : The port latch is read regardless of whether the port is set to input or output	d. RW
	 (b2-b1)	No register bits. If necess	ary, set to 0. Read as undefined	-
	PCR3	K <u>ey</u> inp <u>ut</u> enable bit (KI4 to KI7)	0: Enabled 1: Disabled	RW
	PCR4	CEC output enable bit	0 : CEC output disabled 1 : CEC output enabled	RW
	PCR5	INT6 input enable bit	0 : Enabled 1 : Disabled	RW
	PCR6	INT7 input enable bit	0 : Enabled 1 : Disabled	RW
	PCR7	Key input enable bit (KI0 to KI3)	0 : Enabled 1 : Disabled	RW

# 26.2.12 Port Control Register (PCR)

# PCR4 (CEC output enable bit) (b4)

To use the CEC function, set the PCR4 bit to 1 (CEC output enabled).

# 26.3 Operations

# 26.3.1 Standard Value and I/O Timing

The CEC transmission/reception is based on the count source cycle.

When outputting, an output waveform is based on the count source cycle which is closest to the CEC standard value. When inputting, an input waveform is sampled in the count source cycle Also, the input/output is practically performed based on the count source cycle closest to the acceptable range or output timing.

# 26.3.2 Count Source

Select fC or timer A0 underflow by bits CCLK1 to CCLK0 in the CECC1 register. In either case, the clock frequency should be 32.768 kHz and oscillation allowable error should be within  $\pm$ 1%. Set the CECEN bit in the CECC1 register to 1 (CEC enabled), after the count source is selected by bits CCLK1 and CCLK0 and when the count source is stable.

To use fC, set the PM25 bit in the PM2 register to 1 (peripheral clock fC provided). Refer to 8. "Clock Generator" for details.

When the timer A0 underflow is used as the count source, each time timer A0 underflows the internal signal of the timer A0 is reversed. Since this internal signal is the count source, two cycles of timer A0 underflows are one cycle of the count source. Figure 26.3 shows the Count Source When Timer A0 Underflow Selected. Use the timer A0 without timer mode and gate function. Refer to 17. "Timer A" for details.




Figure 26.3 Count Source When Timer A0 Underflow Selected

# 26.3.3 CEC Input/Output

The CEC input and output share pins with the I/O port and  $\overline{\text{NMI}}$  input. To use CEC input and output, set bits as follows:

- set the PM24 bit in the PM2 register to 0 (NMI interrupt disabled)
- set the PCR4 bit in the PCR register to 1 (CEC output enabled)
- set the PD8\_5 bit in the PD8 register to 0 (input mode)

Also, the CEC input has a digital filter. (refer to 26.3.4 "Digital Filter").

#### 26.3.4 **Digital Filter**

Input to the CEC pin goes into the internal circuit in synchronization with the count source. If the same level signal is input to the CEC pin twice in a row that level is transferred to the internal circuit, when the CFIL bit in the CECC2 register is set to 1 (digital filter enable). Figure 26.4 shows Digital Filter.




Figure 26.4 **Digital Filter** 

# 26.3.5 Reception

# 26.3.5.1 Start Bit Detection

The detect timing of the start bit and data bit is selected by the CRRNG bit in the CEC2 register. Select the start bit acceptable range by the CSTRRNG bit in the CECC2 register. Figure 26.5 shows Start Bit Acceptable Range.

When the start bit within the acceptable range is detected, the CRSTFLG bit in the CECFLG register becomes 1 (start bit detected).




Figure 26.5 Start Bit Acceptable Range

# 26.3.5.2 Data Bit Detection

The detect timing of the start bit and data bit (other than start bit) is selected by the CRRNG bit in the CECC2 register. Select the data bit acceptable range by the CDATRNG bit in the CECC2 register. Figure 26.6 shows Data Bit Acceptable Range (CRRNG Bit = 0).

When the CRRNG bit is set to 0 (detects falling edge acceptable range), the input data is determined as data 1 if the rising edge is detected before 1.05ms and the input data is determined as data 0 if the rising edge is detected after 1.05 ms.




Figure 26.6 Data Bit Acceptable Range (CRRNG Bit = 0)




Figure 26.7 Data Bit Acceptable Range (CRRNG Bit = 1)

If the data bit is out of the acceptable range, the receive error occurs. The operations when the receive error occurs are as follows:

- The CRERRFLG bit in the CECFLG register is set to 1 (receive error)
- 3.6 ms of low pulse is output when the CABTEN bit in the CECC4 register is set to 1 (low pulse output enabled in receive error).

Low pulse output timing can be selected by the CABTWEN bit in the CECC4 register when the CABTEN bit is set to 1 (low pulse output enabled in receive error). Figure 26.8 shows Low Pulse Output in Receive Error.




Figure 26.8 Low Pulse Output in Receive Error

# 26.3.5.3 ACK Bit Output

The output value of the tenth bit (ACK bit) can be selected.

When the CRACK bit in the CECC2 register is set to 0 (inserted by program), the value of the CCRBAO bit in the CCRB2 register is output as ACK data.

When the CRACK bit is set to 1 (inserted by hardware), ACK is output when the received Destination address matches the address selected by the CRADRI1 or CRADRI2 register (own address). Table 26.8 lists ACK Output.

Table 26.8 ACK Output

CRACK	CCRBAO		Destination Address	ACK Output				
Bit	Bit	Received Destination Address	Address selected by the CRADRI1 or CRADRI2 Register (Own Address)					
0	0	-	-	ACK				
0	1	-	-	NACK				
		Directly address	Matches received Destination address	ACK				
1		(0000b to1110b)	Not match received Destination address	NACK				
		Broadcast address	dcast address 1111b (matches received Destination address					
		(1111b)	0000b to 1110b	NACK				

### 26.3.5.4 Reception Examples

Figure 26.9 shows a Reception Example and Figure 26.10 shows a Reception Example (Change from Error Low Pulse Output Disabled to Enabled When an Error Occurs).

When a receive error occurs, the CRERRFLG bit in the CECFLG register becomes 1 (receive error). If a reception ends due to the error during the reception, set the CRXDEN bit in the CECC3 register to 0 (receive disabled). When the CRXDEN bit is set to 0, the CRERRFLG bit becomes 0. To restart the reception, set the CRXDEN bit to 0 (reception disabled), and then set the CRXDEN bit to 1 (reception enabled) after waiting for one or more cycles of the count source.

		◀		Н	eader	block			<b>&gt;</b>			Da	ta blo	ck		<b>&gt;</b>	
CEC		ST	H7	H6		H1	H0	EOM	ACK	D7	D6		D1	D0	EOM	ACK	
CRXDEN bit																	
CRFLG bit		]															
CRSTFLG bit																	
CRD8FLG bit			Se	t to 0 b		itance	of an					Set to	0 by a		ince of	an	
IR bit		Set to 0 by acceptance of an interrupt request or by a program							Ľ	/				by a p		J	
CCRB1 register		Undefined						Header block data									
CCRBE bit				Jndefin	ed				X		Head	ler bloc	k EON	1			
CCRBAI bit				Und	efined					Data block EOM  Header block ACK							
										,					Data	ı block A	ск⊅
CRXDEN bit: Bit in the CECC3 register Bits CRFLG, CRD8FLG, and CRSTFLG: Bits in the CECFLG register IR bit: Bit in the CEC2IC register Bits CCRBE and CCRBAI: Bits in the CCRB2 register																	
<ul> <li>The above diagram applies under the following conditions.</li> <li>The CFIL bit in the CICC2 register is set to 0 (filter disabled).</li> <li>The CRISEL0 bit in the CISEL register is set to 0 (8th bit receive interrupt disabled).</li> <li>The CRISEL1 bit in the CISEL register is set to 1 (10th bit receive interrupt enabled).</li> </ul>																	
		LS bit in			registe	r is se	et to 1	(recep	tion st	art bit	interr	upt en	abled)	).			





Figure 26.10 Reception Example (Change from Error Low Pulse Output Disabled to Enabled When an Error Occurs)

# 26.3.6 Transmission

# 26.3.6.1 Transmit Signal Timing Select

Rising or falling timing of the transmit signal can be selected. The rising timing of the transmit signal is selected by bits CRISE2 to CRISE0 in the CECC4 register. Figure 26.11 shows Rising Timing of Transmit Signal.



#### Figure 26.11 Rising Timing of Transmit Signal

The falling timing of the transmit signal is selected by bits CFALL1 to CFALL0 in the CECC4 register. Figure 26.12 shows Falling Timing of Transmit Signal.




Figure 26.12 Falling Timing of Transmit Signal

# 26.3.6.2 Arbitration Lost Detection

When data is transmitted, an arbitration lost is detected in the following case.

•The CEC output changes from Hi-Z to low by the external source.

A range for detecting the arbitration lost is selected by the CTABTS bit in the CECC2 register. Figure 26.13 shows Arbitration Lost Detectable Range.

When the arbitration lost is detected, the CTABTFLG bit in the CECFLG register becomes 1 (arbitration lost detected).

Initiator address									
CEC	ST H7 H6 H5 H4 H3 H2 H1 H0 EOM ACK D7 · · · D0 EOM ACK								
The detectable range when the CTABTS bit is set to 0 The detectable range when the CTABTS bit is set to 1 CTABTS bit: Bit in the CECC2 register									

Figure 26.13 Arbitration Lost Detectable Range

# 26.3.6.3 Transmission Example

Figure 26.14 shows a Transmission Example, Figure 26.15 shows a Transmission Example (When NACK Received) and Figure 26.16 shows a Transmission Example (When an Arbitration Lost Detected).

Set the CTXDEN bit in the CECC3 register to 0 (transmit disabled) after the transmission. To continue the transmission, set the CTXDEN bit to 0 (transmit disabled) after sending one frame (one header block and one or more data blocks), and wait for one or more cycles of the count source before setting the CTXDEN bit to 1 (transmit enabled).

•		Header block			•		Da	ta bloc	k			•
CEC S	H7 H6	•••• H1 H0	EOM	ACK	D7	D6	••••	D1	D0	EOM	ACK	Set to 0 by
Set to 0 by a prog	am											a program
CTXDEN bit	smission starts a	at the rising								ļ		Į
edg	e of the count so											1
CTFLG bit											ļ	<b></b>
CTD8FLG bit										-	<u> </u>	
			Se	t to 0 b	y accep	otance c	of		_		ļ	
IR bit in the CEC1IC register			an √		ot or by	a prog	ram			h,	į	
										┦└─ ╏		
CCTB1 register	(Do not re	ewrite)	ΪX	Х	ļ	(Do	not rew	rite)		X		
Rewritable pe	iod		Rewri	table p	eriod					Rewr	itable p	period
by a program			-i,	orogram	ו י					byaı -\/	orograr	n
CCTBE bit	(Do not re	ewrite)					not rew	rite)		_X ¦∙		
Rewritable pe by a program	iod		Rewri a prog	table p	eriod b	у					itable p grograr	
CCTBA bit	Undefined	ł		╘╲		He	eader bl	lock A	СК	:	┶╱	
											Data	f block ACK
CRXDEN bit											$\vdash$	
CRFLG bit												
CRSTFLG bit												
CRD8FLG bit	Set to (	by acceptance of			Set t	o 0 by a	cceptan	ice of a	n	1		
IR bit in the		rupt or by a program					y a prog					
CEC2IC register												
CCRB1 register	Undefin	ed	- <u>v</u>		Hea	der blo	ck data			Y D	ta blo	ck data
			_/							_/\		
CCRBE bit	Undef	ined		X		Head	ler bloc	k EOM	1		Υ	
										Data	block E	EOM -
CCRBAI bit	Un	defined			X		Hea	der blo	ock AC	CK		
Bits CTXDEN and CRXD		0								Data	a block	ACK J
Bits CTFLG, CTD8FLG, Bits CCTBE and CCTBA			LG: Bits	in the	CEC	FLG re	egister					
Bits CCRBE and CCRBA		-										
The above diagram appl • The CTISEL0 bit				transm	nit inte	rrupt e	nabled	d).				
<ul><li>The CTISEL1 bit</li><li>The CEOMI bit ir</li></ul>		-				errupt	disabl	ed).				
<ul> <li>The CFIL bit in the theorem of the the</li></ul>	e CECC2 regis	ster is set to 0 (filt	er disab	led).								
<ul><li>The CRISEL0 bit</li><li>The CRISEL1 bit</li></ul>		-										
The CRISELS bi		-										
Figure 26.14 Transmiss	on Example	e										




Figure 26.15 Transmission Example (When NACK Received)

					<u>_</u>	Arbitra	ation I	ost o	ccurs							
CEC	ST	H7	H6	H5	► H4	H3	H2	H1	Н0	EON	ACK					_
Set to 1 by a	a program	1						•	•				{	Set to C	by a gram	
	Transmis edge of th				e risi	ng									9.0	
CTFLG bit					ļ									Set to	0 in	_
CTABTFLG bit						Set to									onizatio e count	
IR bit in the CEC1IC register						interru ↓	ptort	by a p	orograi	m 						
CCTB1 register							(Do	not r	ewrite	e)						
Rewrita Progran	ible period n	d by a	a													
CCTBE bit 0							(Do	not r	ewrite	e)						_
──► Rewrita progran	ible period n	d by a	a													
CRXDEN bit																
CRFLG bit																
CRSTFLG bit																
CRD8FLG bit																
IR bit in the CEC2IC register						ccepta y a pro									ceptan by a p	
CCRB1 register			U	Indefii	ned						leade	r block d	ata			_
CCRBE bit				Unde	efine	ed					_ γ	leader b	lock E	EOM		
											_/					_
CCRBAI bit				Ur	ndef	ined						K Head	der bl	ock A(	CK	_
Bits CTXDEN an Bits CTFLG, CTA Bits CCRBE and CCTBE bit: Bit in The above diagra The CTISEI The CTISEI The CRISE The CRISE The CRISE	ABTFLG, CCRBAI the CCT am applie L2 bit in t it in the C L0 bit in t L1 bit in t	CRF Bits B2 re es un the C CECC the C	ELG, ( s in the egiste der the ISEL C2 reg CISEL	CRD8 le CC er he foll regis gister . regis . regis	IOWII RB2 IOWII ter i is so iter i ster i	G, and 2 regis ng cor s set t et to 0 is set t is set t	CRS ter o 1 (tr (filter to 0 (8 to 1 (1	ns: ransn renal 3th bi 10th b	nit err bled). t rece bit rec	or int ive in eive i	errupt terrup	enabled t disable pt enable	). d). ed).			

Figure 26.16 Transmission Example (When an Arbitration Lost Detected)

#### 26.4 Interrupts

The CEC function has CEC1 interrupt and CEC2 interrupt. Table 26.9 and Table 26.10 list CEC Interrupt Sources. These sources cause a request of CEC1 interrupt or CEC2 interrupt. When the CRISELM bit in the CISEL register is set to 1, the eighth/tenth bit receive interrupt request is generated if the received Destination address is either one of the following case:

- Matches the address selected by the CRADRI1 or CRADRI2 register.
- Broadcast (1111b)

Figure 26.17 shows CEC Function Interrupt.

Table 26.9 CEC1 Interrupt Sour	ces
--------------------------------	-----

Туре	Source	Interrupt Request Timing	Interrupt Enable Bit	
Transmit	Eighth bit transmitted	When the CTD8FLG bit change from 0 to 1	CRISEL0	
interrupt	Tenth bit transmitted	When the CTD8FLG bit changes from 1 to 0	CRISEL1	
Transmit error	Arbitration lost	When the CTABTFLG bit changes from 0 to 1	CTISEL2	
interrupt	NACK received (Directly address) ACK received (Broadcast)	When the CTNACKFLG bit changes from 0 to 1	OTIGELZ	

CTD8FLG, CTABTFLG, CTNACKFLG: Bits in the CECFLG register CTISEL0, CTISEL1, CTISEL2: Bits in the CISEL register

#### Table 26.10 CEC2 Interrupt Sources

Туре	Source	Interrupt Request Timing	Interrupt Enable Bit
	Eighth bit received	When the CRD8FLG bit changes from 0 to 1 <sup>(1)</sup>	CRISEL0
Receive interrupt	Tenth bit received	When the CRD8FLG bit changes from 1 to 0 <sup>(1)</sup>	CRISEL1
	Start bit detected	When the CRSTFLG bit changes from 0 to 1	CRISELS
Receive error interrupt	Nonstandard signal received	Wen the CRERRFLG bit changes from 0 to 1	CRISEL2

CRD8FLG, CRSTFLG, CRERRFLG: Bits in the CECFLG register

CRISEL0, CRISEL1, CRISELS, CRISEL2: Bits in the CISEL register Note:

1. The CRISELM bit in the CISEL register affects the interrupt.




Figure 26.17 CEC Function Interrupt

For the interrupt request timing, refer to the operation examples. For interrupt control, refer to 14.7 "Interrupt Control". Table 26.11 lists the CEC Function Interrupt-Associated Registers.

Table 26.11	CEC Function Interrupt-Associated Registers
-------------	---

Address	Register	Symbol	Reset Value
006Bh	CEC1 Interrupt Control Register	CEC1IC	XXXX X000b
006Ch	CEC2 Interrupt Control Register	CEC2IC	XXXX X000b
0205h	Interrupt Source Select Register 3	IFSR3A	00h

The CEC function shares the interrupt vectors and the interrupt control registers with other peripheral functions. To use CEC1 interrupt, set the IFSR33 bit in the IFSR3A register to 1 (CEC1). To use CEC2 interrupt, set the IFSR34 bit in the IFSR3A register to 1 (CEC2).

# 26.5 Notes on CEC

# 26.5.1 Registers and Bit Operation

The registers and bits of the CEC function are synchronized with the count source. Therefore, the internal circuit starts to operate from the next count source timing, while the contents of the register are changed immediately after rewriting the register.

When rewriting the same bit successively or reading the bit changed under the influence of another bit, wait for one or more cycles of the count source.

Example: when rewriting the same bit successively

- (1) Change the bit to 0.
- (2) Wait for one or more cycles of the count source.
- (3) Change the same bit to 1.

Example: when reading the bit rewritten under the influence of another bit

(after reception is disabled, to ensure that the CRERRFLG bit in the CECFLG register becomes 0 (no reception error detected)).

- (1) Set the CRXDEN bit in the CECC3 register to 0 (reception disabled)
- (2) Wait for one or more cycles of the count source.

(3) Read the CRERRFLG bit in the CECFLG register.

# 27. A/D Converter

# 27.1 Introduction

The A/D converter consists of one 10-bit successive approximation A/D converter. Table 27.1 lists the A/D Converter Specifications and Figure 27.1 shows an A/D Converter Block Diagram.

Table 27.1 A/D Converter Specifications

Item	Specification
A/D conversion method	Successive approximation
Analog input voltage	0 V to AVCC (VCC1)
Operating clock $\phi$ AD	f1, f1 divided by 2, f1 divided by 3, f1 divided by 4, f1 divided by 6, fOCO40M divided by 2, fOCO40M divided by 3, fOCO40M divided by 4, fOCO40M divided by 6, or fOCO40M divided by 12
Resolution	10 bits
Integral nonlinearity error	AVCC = VREF = 5 V AN0 to AN7, AN0_0 to AN0_7, or AN2_0 to AN2_7 input: ±3 LSB ANEX0 or ANEX1 input: ±3 LSB AVCC = VREF = 3.0 V AN0 to AN7, AN0_0 to AN0_7, or AN2_0 to AN2_7 input: ±3 LSB ANEX0 or ANEX1 input: ±3 LSB AVCC = VREF = 2.2 V AN0 to AN7, AN0_0 to AN0_7, or AN2_0 to AN2_7 input: ±6 LSB AVCC = VREF = 1.8 V AN0 to AN7, AN0_0 to AN0_7, or AN2_0 to AN2_7 input: ±6 LSB
Operation modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat sweep mode 1
Analog input pins	8 pins (AN0 to AN7) + 2 pins (ANEX0 and ANEX1) + 8 pins (AN0_0 to AN0_7) + 8 pins (AN2_0 to AN2_7)
A/D conversion start conditions	<ul> <li>Software trigger The ADST bit in the ADCON0 register is set to 1 (A/D conversion start).</li> <li>External trigger (retrigger is enabled) Input to the ADTRG pin changes from high to low after the ADST bit is set to 1 (A/D conversion start).</li> </ul>
Conversion rate per pin	Minimum 43 ¢AD cycles




Figure 27.1 A/D Converter Block Diagram

Pin Name	I/O	Function
AN0 to AN7	Input	Analog input
ANEX0, ANEX1	Input	Analog input
AN0_0 to AN0_7	Input	Analog input
AN2_0 to AN2_7	Input	Analog input
ADTRG	Input	Trigger input

Note:

1. Set the direction bit of the ports sharing a port to 0 (input mode).

#### 27.2 Registers

Table 27.3 lists registers associated with A/D converter. Set the CKS3 bit in the ADCON2 register before setting other registers associated with A/D converter excluding the PCR register. However, bits in the ADCON2 register and the CKS3 bit can be set simultaneously. After changing the CKS3 bit, set the registers in the same way again.

The PCR register can be set before setting the CKS3 bit. After changing the CKS3 bit, the PCR register does not need to be set again.

Address	Register	Symbol	Reset Value
0016h	Peripheral Clock Stop Register	PCLKSTP1	X000 0000b
0366h	Port Control Register	PCR	0000 0XX0b
03A2h	Open-Circuit Detection Assist Function Register	AINRST	XX00 XXXXb
03C0h	A/D Register 0	AD0	XXXX XXXXb
03C1h	AD Register 0	ADU	0000 00XXb
03C2h	A/D Register 1	AD1	XXXX XXXXb
03C3h	A/D Register 1	ADT	0000 00XXb
03C4h	A/D Register 2	AD2	XXXX XXXXb
03C5h	AD Register 2	ADZ	0000 00XXb
03C6h	A/D Register 3	AD3	XXXX XXXXb
03C7h	A D Register 3	AD3	0000 00XXb
03C8h	A/D Register 4	AD4	XXXX XXXXb
03C9h		AD4	0000 00XXb
03CAh	A/D Register 5	AD5	XXXX XXXXb
03CBh	A/D Register 5	AD3	0000 00XXb
03CCh	A/D Register 6	AD6	XXXX XXXXb
03CDh			0000 00XXb
03CEh	A/D Register 7	AD7	XXXX XXXXb
03CFh		AUT	0000 00XXb
03D4h	A/D Control Register 2	ADCON2	0000 X00Xb
03D6h	A/D Control Register 0	ADCON0	0000 0XXXb
03D7h	A/D Control Register 1	ADCON1	0000 0000b

Table 27.3	Registers
------------	-----------

# 27.2.1 Peripheral Clock Stop Register (PCLKSTP1)

b6 b5 b4 b3 b2 b1 b0	Symbol PCLKSTI	Addre		
<del>╵╻╵╷╵╷╵╷╵╷╵</del>				
	Bit Symbol	Bit Name	Function	RW
	PCKSTP10	Real-time clock peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP11	Timer peripheral clock stop bit (timer A, timer B)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP12	UART peripheral clock stop bit (UART0 to 2, UART5 to 7)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP13	Remote control peripheral clock stop bit (remote control signal receiver)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP14	AD peripheral clock stop bit	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP15	SIO peripheral clock stop bit (SI/O3, SI/O4)	0: f1 provide enabled 1: f1 provide disabled	RW
	PCKSTP16	PWM, multi-master I <sup>2</sup> C peripheral clock stop bit (PWM, multi-master I <sup>2</sup> C- bus interface)	0: f1 provide enabled 1: f1 provide disabled	RW
(b7)		No register bit. If necessary, undefined	set to 0. When read, the read value is	

Set the PRC0 bit in the PRCR register to 1 (write enabled) before the PCKSTP1 register is rewritten.

# PCKSTP14 (AD peripheral clock stop bit) (b4)

Set the PCKSTP14 bit to 0 (f1 provide enabled) when using the f1 as the clock source of fAD.

# 27.2.2 Port Control Register (PCR)

Port Control Reg				
b7 b6 b5 b4 b3 b2 b1 b0	Symbol		ddress	After Reset
	PCR	0366h 0000		
	Bit Symbol	Bit Name	Function	RW
	PCR0	Port P1 control bit	Operation performed when the P1 register read 0 : When the port is set to input, the input levels of pins P1_0 to P1_7 are read. When set to output, the port latch is rea 1 : The port latch is read regardless of whether the port is set to input or output	d. RW
	 (b2-b1)	No register bits. If necessary, set to 0. Read as undefined		
PCR3		Key input enable bit (KI4 to KI7)	0: Enabled 1: Disabled	RW
	PCR4	CEC output enable bit	0 : CEC output disabled 1 : CEC output enabled	RW
	PCR5	INT6 input enable bit	0 : Enabled 1 : Disabled	RW
	PCR6	INT7 input enable bit	0 : Enabled 1 : Disabled	RW
	PCR7	Key inp <u>ut e</u> nable bit (KI0 to KI3)	0 : Enabled 1 : Disabled	RW

# PCR5 (INT6 input enable bit) (b5)

Set the PCR5 bit to 1 (INT6 input disabled) when using the AN2\_4 pin for analog input.


# PCR6 (INT7 input enable bit) (b6)

Set the PCR6 bit to 1 (INT7 input disabled) when using AN2\_5 pin for analog input.

#### PCR7 (Key input enable bit) (b7)

Set the PCR7 bit to 1 (key input disabled) when using pins AN4 to AN7 for analog input.


# 27.2.3 Open-Circuit Detection Assist Function Register (AINRST)



# AINRST1-AINRST0 (Open-circuit detection assist function enable bit) (b5-b4)

To enable the A/D open-circuit detection assist function, set the AINRST0 bit or AINRST1 bit to 1, and then set the ADST bit in the ADCON0 register to 1 (A/D conversion) after waiting for one cycle of  $\phi$ AD.

# 27.2.4 AD Register i (ADi) (i = 0 to 7)



The A/D conversion result is stored in the ADi register corresponding to pins ANi, ANEXi, ANO\_i, and AN2\_i. Read the ADi register in 16-bit units. Table 27.4 lists Analog Pin and A/D Conversion Result Storing Register.

	Analo	A/D Conversion Result Storing Register		
AN0	ANEX0	AN0_0	AN2_0	AD0 register
AN1	ANEX1	AN0_1	AN2_1	AD1 register
AN2		AN0_2	AN2_2	AD2 register
AN3		AN0_3	AN2_3	AD3 register
AN4		AN0_4	AN2_4	AD4 register
AN5		AN0_5	AN2_5	AD5 register
AN6		AN0_6	AN2_6	AD6 register
AN7		AN0_7	AN2_7	AD7 register

#### Table 27.4 Analog Pin and A/D Conversion Result Storing Register

# 27.2.5 A/D Control Register 2 (ADCON2)

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Syml ADC0		ldress 3D4h	After Reset 0000 X00Xb	
	Bit Symbol	Bit Name	Function		RW
	(b0)	No register bit. If necessary	v, set to 0. Read as undefined	value	—
	ADGSEL0	A/D input group select bit	b2 b1 0 0 : AN0 to AN7 0 1 : Do not set		RW
	ADGSEL1		1 0 : AN0_0 to AN0_7 1 1 : AN2_0 to AN2_7		RW
	(b3)	No register bit. If necessary	v, set to 0. Read as undefined	value	_
	CKS2	Frequency select bit 2	Refer to the CKS0 bit in the A register.	ADCON0	RW
	 (b6-b5)	Reserved bits	Set to 0		RW
	CKS3	fAD select bit	0: f1 1: fOCO40M		RW

If the ADCON2 register is rewritten during A/D conversion, the conversion result is undefined.

# ADGSEL1-ADGSEL0 (A/D input group select bit) (b2-b1)

Pins AN0\_0 to AN0\_7 are used as analog input pins even if bits PM01 to PM00 in the PM0 register are set to 01b (memory expansion mode) and bits PM05 to PM04 are 11b (multiplexed bus is allocated to the entire  $\overline{CS}$  space).

#### CKS3 (fAD select bit) (b7)

Set the CKS3 bit while A/D conversion stops.

Set the CKS3 bit, and then set other A/D converter related registers. Also, after changing the CKS3 bit, set the A/D converter related registers again. Note that bits in the ADCON2 register and the CKS3 bit can be set simultaneously.

# 27.2.6 A/D Control Register 0 (ADCON0)

VD Control Reg	gister 0			
07 b6 b5 b4 b3 b2 b1 b0	Sym ADC		dress After Reset 3D6h 0000 0XXXb	
	Bit Symbol	Bit Name	Function	RW
	CH0		In one-shot mode or repeat mode b2 b1 b0 0 0 0 : AN0 0 0 1 : AN1	RW
	CH1	Analog input pin select bit	0 1 0:AN2 0 1 1:AN3 1 0 0:AN4	RW
	CH2		1 0 1:AN5 1 1 0:AN6 1 1 1:AN7	RW
	MD0	A/D operation mode select	<sup>b4 b3</sup> 0 0 : One-shot mode 0 1 : Repeat mode	RW
	MD1	bit 0	<ol> <li>1 0 : Single sweep mode</li> <li>1 : Repeat sweep mode 0 or repeat sweep mode 1</li> </ol>	RW
· · · · · · · · · · · · · · · · · · ·	TRG	Trigger select bit	0 : <u>Softwar</u> e trigger 1 : ADTRG trigger	RW
	ADST	A/D conversion start flag	0 : A/D conversion stop 1 : A/D conversion start	RW
	CKS0	Frequency select bit 0	Refer to the next page.	RW

If the ADCON0 register is rewritten during A/D conversion, the conversion result is undefined.

#### CH2-CH0 (Analog input pin select bit) (b2-b0)

In one-shot and repeat modes, pins AN0\_0 to AN0\_7 and AN2\_0 to AN2\_7 can be used in the same way as pins AN0 to AN7. Use bits ADGSEL1 to ADGSEL0 in the ADCON2 register to select the desired group. These bits are disabled in single sweep mode, repeat sweep mode 0, and repeat sweep mode 1.

#### MD1-MD0 (A/D operation mode select bit 0) (b4-b3)

A/D operation mode is selected by a combination of bits MD1 to MD0 and the MD2 bit in the ADCON1 register. Table 27.5 lists A/D Operation Mode.

Table 27.5A/D Operation Mode

Bit S	Setting		
ADCON1 Register	ADCON0 Register		A/D Operation Mode
MD2	MD1	MD0	
0	0	0	One-shot mode
0	0	1	Repeat mode
0	1	0	Single sweep mode
0	1	1	Repeat sweep mode 0
1	1	1	Repeat sweep mode 1

Do not set bit combinations not listed above.

#### CKS0 (Frequency select bit) (b7)

 $\phi$ AD frequency is selected by a combination of the CKS0 bit in the ADCON0 register, the CKS1 bit in the ADCON1 register, and bits CKS3 and CKS2 in the ADCON2 register. Select bits CKS2 to CKS0 after setting the CKS3 bit in the ADCON2 register. Note that bits CKS3 and CKS2 can be set simultaneously. Table 27.6 lists  $\phi$ AD Frequency.

CKS3	CKS2	CKS1	CKS0	φAD	
	0	0	0	fAD(f1) divided by 4	
	0	0	1	fAD(f1) divided by 2	
	0	1	0	fAD(f1)	
0	0	1	1		
0	1	0	1	fAD(f1) divided by 6	
	1	1	0	fAD(f1) divided by 3	
	1	1	1	IAD(IT) divided by 3	
	0	0	0	fAD(fOCO40M) divided by 4	
	0	0	1	fAD(fOCO40M) divided by 2	
1	1	0	0	fAD(fOCO40M) divided by 12	
I	1	0	1	fAD(fOCO40M) divided by 6	
	1	1	0	fAD(fOCO40M) divided by 3	
	1	1	1		

#### 

Only set the values listed above.

# 27.2.7 A/D Control Register 1 (ADCON1)

b6 b5 b4 b3 b2 b1 b0	Sym ADC		dress After Reset BD7h 0000 0000b	
	Bit Symbol	Bit Name	Function	RW
	SCAN0	- A/D sweep pin select bit	In single sweep mode or repeat sweep mode 0 b1 b0 0 0: AN0 to AN1 (2 pins) 0 1: AN0 to AN3 (4 pins) 1 0: AN0 to AN5 (6 pins) 1 1: AN0 to AN7 (8 pins)	RW
	SCAN1		In repeat sweep mode 1 b1 b0 0 0: AN0 (1 pin) 0 1: AN0 to AN1 (2 pins) 1 0: AN0 to AN2 (3 pins) 1 1: AN0 to AN3 (4 pins)	RW
	MD2	A/D operation mode select bit 1	0: Any mode other than repeat sweep mode 1 1: Repeat sweep mode 1	RW
	PUMPON	Voltage multiply select bit	0: Voltage multiplier OFF 1: Voltage multiplier ON	RW
	CKS1	Frequency select bit 1	Refer to the CKS0 bit in the ADCON0 register	RW
	ADSTBY	A/D standby bit	0: A/D operation stopped (standby) 1: A/D operation enabled	RW
	ADEX0		In one-shot mode or repeat mode b7 b6 0 0: ANEX0 to ANEX1 are not used	RW
	ADEX1	Extended pin select bit	<ul> <li>1: ANEX0 input is A/D converted</li> <li>0: ANEX1 input is A/D converted</li> <li>1: Do not set this value</li> </ul>	

If the ADCON1 register is rewritten during A/D conversion, the conversion result is undefined.

# SCAN1-SCAN0 (A/D sweep pin select bit) (b1-b0)

These bits are disabled in one-shot and repeat modes. In single sweep mode, repeat sweep mode 0, and repeat sweep mode 1, pins AN0\_0 to AN0\_7 and AN2\_0 to AN2\_7 can be used in the same way as pins AN0 to AN7. Use bits ADGSEL1 to ADGSEL0 in the ADCON2 register to select the desired group.

# MD2 (A/D operation mode select bit 1) (b2)

A/D operation mode is selected by a combination of bits MD1 to MD0 in the ADCON0 register and the MD2 bit. See Table 27.5 "A/D Operation Mode".

# PUMPON (Voltage multiply select bit) (b3)

When operating A/D conversion in VCC1  $\leq$  2.7 V, set this bit to 1. Set this bit to 1 before setting the ADST bit in the ADCON0 register to 1 (A/D conversion starts).

When not using A/D converter, power consumption can be reduced by setting this bit to 0.

# ADSTBY (A/D standby bit) (b5)

If the ADSTBY bit is changed from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for 1  $\phi$ AD cycle or more before starting A/D conversion.

When the A/D converter is not used, no current flows in the A/D converter by setting the ADSTBY bit to 0 (A/D operation stopped: standby). This helps the power consumption to be reduced.

# 27.3 Operations

### 27.3.1 A/D Conversion Cycle

A/D conversion cycle is based on fAD and  $\phi$ AD. Divide fAD so  $\phi$ AD conforms the standard frequency. Figure 27.2 shows fAD and  $\phi$ AD.

Set the PCKSTP14 bit in the PCLKSTP1 register to 0 (f1 provide enabled) when using the f1 as the clock source of fAD.






Figure 27.3 shows A/D Conversion Timing.




Figure 27.3 A/D Conversion Timing

Table 27.7 lists Cycles of A/D Conversion Item. A/D conversion period is as follows.

Start processing time depends on which  $\phi$ AD is selected.

A/D conversion starts after the start processing time elapses by setting the ADST bit in the ADCON0 register to 1 (A/D conversion start). When reading the ADST bit before starting A/D conversion, 0 (A/D conversion stop) is read.

When selecting multiple pins and in A/D conversion repeat mode, between-execution processing time is inserted between A/D conversions.

In one-shot mode and single sweep mode, the ADST bit becomes 0 at the end processing time and the last A/D conversion result is stored in the ADi register.

#### One-shot mode:

Start processing time + A/D conversion execution time + end processing time Two pins are selected in single sweep mode:


Start processing time + (A/D conversion execution time + between-execution processing time + A/D conversion execution time) + end processing time

A/D Conversion Item		Cycle	
Start processing time	$\phi AD = fAD$	1 to 2 cycles of fAD	
	$\phi AD = fAD$ divided by 2	2 to 3 cycles of fAD	
	$\phi AD = fAD$ divided by 3	3 to 4 cycles of fAD	
	$\phi AD = fAD$ divided by 4	3 to 4 cycles of fAD	
	$\phi AD = fAD$ divided by 6	4 to 5 cycles of fAD	
	$\phi AD = fAD$ divided by 12	7 to 8 cycles of fAD	
A/D conversion	Open-circuit detection disabled	40 cycles of $\phi$ AD	
execution time	Open-circuit detection enabled	42 cycles of $\phi AD$	
Between-execution processing time		1 cycle of $\phi AD$	
End processing time		2 to 3 cycles of fAD	

Table 27.7 Cycles of A/D Conversion Item

#### 27.3.2 A/D Conversion Start Conditions

An A/D conversion start trigger has a software trigger and an external trigger. Figure 27.4 shows A/D Conversion Start Trigger.





#### 27.3.2.1 Software Trigger

When the TRG bit in the ADCON0 register is 0 (software trigger), A/D conversion starts by setting the ADST bit in the ADCON0 register to 1 (A/D conversion start).

#### 27.3.2.2 External Trigger

When the TRG bit in the ADCON0 register is 1 (ADTRG trigger), A/D conversion starts if the input level at the ADTRG pin changes from high to low under the following conditions:

• The direction bit of the port which shares the pin with ADTRG 0 (input mode)

- The TRG bit in the ADCON0 register is 1 (ADTRG trigger)
- The ADST bit in the ADCON0 register is 1 (A/D conversion start)

Under the above conditions, when input to the ADTRG pin is changed from high to low, the A/D conversion starts.

Set the high- and low-level durations of the pulse input to the ADTRG pin to two or more cycles of fAD.

ADTRG input			
	1 to 1.5 fAD cycles		
A/D conversion		Start conversion	

Figure 27.5 A/D conversion Start Timing When External Trigger Input

### 27.3.3 A/D Conversion Result

When reading the ADi register before A/D conversion is completed, the undefined value is read. Read the ADi register after completing A/D conversion. Use the following procedure to detect the completion of A/D conversion.

 In one-shot mode and single sweep mode: The IR bit in the ADIC register becomes 1 (interrupt requested) at the completion of A/D

conversion. Ensure that the IR bit becomes 1 to read the ADi register.

when not using A/D interrupt, set the IR bit to 0 (interrupt not requested) by a program after reading the ADi register.

• In repeat mode, repeat sweep mode 0, and repeat sweep mode 1:

The IR bit remain unchanged (no interrupt request is generated). At first, read the ADi register after one A/D conversion period elapses (refer to 27.3.1 "A/D Conversion Cycle"). After that, whenever the ADi register is read, the conversion result which has been obtained before reading is read. The ADi register is overwritten in every A/D conversion. Read the value before the ADi register is overwritten.

# 27.3.4 Extended Analog Input Pins

In one-shot mode and repeat modes, pins ANEX0 and ANEX1 can be used as analog input pins by setting bits ADEX1 to ADEX0 in the ADCON1 register.

The A/D conversion result of pins ANEX0 and ANEX1 are stored in registers AD0 and AD1, respectively.

# 27.3.5 Current Consumption Reduce Function

When the A/D converter is not in use, the power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stopped: standby) to shut off any analog circuit current flow.

To use the A/D converter, set the ADSTBY bit to 1 (A/D operation enabled) and wait for one  $\phi$ AD cycle or more before setting the ADST bit in the ADCON0 register to 1 (A/D conversion start). Do not set bits ADST and ADSTBY to 1 at the same time.

Also, do not set the ADSTBY bit to 0 (A/D operation stopped: standby) during A/D conversion.

# 27.3.6 Open-Circuit Detection Assist Function

The A/D converter has a function to set charge of the sampling capacitor to a predefined state (AVCC or AVSS) before A/D conversion starts in order to prevent the effect of analog input voltage of previous conversion. This function enables to detect open-circuit of a trace connected to the analog input pin certainly.

Figure 27.6 shows A/D Open-Circuit Detection Example on AVCC (Precharge) and Figure 27.7 shows A/D Open-Circuit Detection Example on AVSS (Predischarge).

The conversion result in open-circuit depends on the external circuit. Use this function only after careful evaluation for the system.




Figure 27.6 A/D Open-Circuit Detection Example on AVCC (Precharge)




Figure 27.7 A/D Open-Circuit Detection Example on AVSS (Predischarge)




Figure 27.8 A/D Open-Circuit Detection (Precharge) Characteristics (Standard Characteristics)




Figure 27.9 A/D Open-Circuit Detection (Discharge) Characteristics (Standard Characteristics)

### 27.3.7 Voltage Multiplying Function

When operating A/D conversion in VCC1  $\leq$  2.7 V, set the PUMPON bit in the ADCON1 register to 1 (voltage multiplier ON).

When VCC1  $\leq$  2.7 V, set the ADST bit in the ADCON0 register to 0 (A/D conversion stops) and the PUMPON bit to 0 (voltage multiplier OFF) before executing the following:

- Entering stop mode
- Entering wait mode
- Setting the FMSTP bit in the FMR0 register to 1 (flash memory stops)
- Low current consumption read mode

If writing 1 to the ADST bit when the PUMPON bit is 1 and the FMSTP bit is 1, the ADST bit remains 0. (A/D conversion does not start).

If rewriting the FMSTP bit from 1 to 0 (flash memory operation) when the PUMPON bit is 1, do not set the ADST bit to 1 (A/D conversion start) within the wait time to stabilize flash memory circuit (tps).

Do not set bits PUMPON and ADST to 1 simultaneously.

When starting A/D conversion, set bits as follows:

- (1) Set the PUMPON bit to 1 and the ADSTBY bit to 1.
- (2) Set the ADST bit to 1.

# 27.4 Operational Modes

### 27.4.1 One-Shot Mode

In one-shot mode, the analog voltage applied to a selected pin is converted to a digital code once. Table 27.8 lists One-Shot Mode Specifications.

Table 27.8	One-Shot Mode Specifications
------------	------------------------------

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register and bits ADGSEL1 to ADGSEL0 in the ADCON2 register, or bits ADEX1 to ADEX0 in the ADCON1 register are used to select a pin. The analog voltage applied to the pin is converted to a digital code once.
A/D conversion start conditions	<ul> <li>When the TRG bit in the ADCON0 register is 0 (software trigger) the ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).</li> <li>When the TRG bit is 1 (ADTRG trigger) input level at the ADTRG pin changes from high to low after the ADST bit is set to 1 (A/D conversion start).</li> </ul>
A/D conversion stop conditions	<ul> <li>Completion of A/D conversion (if a software trigger is selected, the ADST bit becomes 0 (A/D conversion stop)).</li> <li>Set the ADST bit to 0.</li> </ul>
Interrupt request generation timing	Completion of A/D conversion.
Analog input pin	Select one pin from among AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0, and ANEX1.
Reading of A/D conversion result	Read the register among AD0 to AD7 that corresponds to the selected pin.

Register	Bit	Setting
PCLKSTP1	PCKSTP14	Set to 0 when using f1.
	PCR3	Set to 1 (key input disabled) when using pins AN0 to AN3 for analog input.
PCR	PCR5	Set to 1 (INT6 input disabled) when using the AN2_4 pin for analog input.
FOR	PCR6	Set to 1 (INT7 input disabled) when using the AN2_5 pin for analog input.
	PCR7	Set to 1 (key input disabled) when using pins AN4 to AN7 for analog input.
AINRST	AINRST1, AINRST0	Select whether open-circuit detection assist function is used or not.
AD0 to AD7	b9 to b0	A/D conversion result can be read.
	ADGSEL1, ADGSEL0	Select analog input pin group.
ADCON2	CKS2	Select $\phi$ AD frequency.
	CKS3	Select fAD.
	CH2 to CH0	Select analog input pin.
	MD1 to MD0	Set to 00b.
ADCON0	TRG	Select a trigger.
	ADST	Set to 1 to start A/D conversion and set to 0 to stop it.
	CKS0	Select $\phi$ AD frequency.
	SCAN1, SCAN0	Disabled
	MD2	Set to 0.
ADCON1	CKS1	Select $\phi$ AD frequency.
	ADSTBY	Set to 1 in A/D conversion.
	ADEX1, ADEX0	Select whether ANEX0 and ANEX1 are used or not

Table 27.9	Registers and Settings in One-Shot Mode (1)
------------	---

Note:

1. This table does not describe a procedure.




Figure 27.10 Operation Example in One-Shot Mode

## 27.4.2 Repeat Mode

In repeat mode, the analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 27.10 lists Repeat Mode Specifications.

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register and bits ADGSEL1 to ADGSEL0 in the ADCON2 register, or bits ADEX1 to ADEX0 in the ADCON1 register are used to select a pin. The analog voltage applied to the pin is repeatedly converted to a digital code.
A/D conversion start conditions	<ul> <li>When the TRG bit in the ADCON0 register is 0 (software trigger) the ADST bit in the ADCON0 register is set to 1 (A/D conversion start).</li> <li>When the TRG bit is 1 (ADTRG trigger) input level at the ADTRG pin changes from high to low after the ADST bit is set to 1 (A/D conversion start).</li> </ul>
A/D conversion stop condition	Set the ADST bit to 0 (A/D conversion stop).
Interrupt request generation timing	No interrupt requests generated
Analog input pin	Select one pin from among AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0, and ANEX1.
Reading of A/D conversion result	Read the register among AD0 to AD7 that corresponds to the selected pin.


Table 27.10 Repeat Mode Specifications

Register	Bit	Setting	
PCLKSTP1	PCKSTP14	Set to 0 when using f1.	
	PCR3	Set to 1 (key input disabled) when using pins AN0 to AN3 for	
	F CIX5	analog input.	
	PCR5	Set to 1 (INT6 input disabled) when using the AN2_4 pin for	
PCR	1010	analog input.	
1 OIX	PCR6	Set to 1 (INT7 input disabled) when using the AN2_5 pin for	
		analog input.	
	PCR7	Set to 1 (key input disabled) when using pins AN4 to AN7 for	
	_	analog input.	
AINRST	AINRST1,	Select whether open-circuit detection assist function is used or	
	AINRST0	not.	
AD0 to AD7	b9 to b0	A/D conversion result can be read.	
	ADGSEL1,	Select analog input pin group.	
ADCON2	ADGSEL0		
	CKS2	Select	
	CKS3	Select fAD.	
	CH2 to CH0	Select analog input pin.	
	MD1 to MD0	Set to 01b.	
ADCON0	TRG	Select a trigger.	
	ADST	Set to 1 to start A/D conversion and set to 0 to stop it.	
	CKS0	Select $\phi$ AD frequency.	
	SCAN1, SCAN0	Disabled	
	MD2	Set to 0.	
ADCON1	CKS1	Select $\phi$ AD frequency.	
	ADSTBY	Set to 1 in A/D conversion.	
	ADEX1, ADEX0	Select whether ANEX0 and ANEX1 are used or not	

Table 27.11	Registers and	Settings in	Repeat Mode (1)

Note:

1. This table does not describe a procedure.





# 27.4.3 Single Sweep Mode

In single sweep mode, the analog voltage applied to selected pins is converted one-by-one to a digital code. Table 27.12 lists the Single Sweep Mode Specifications.

Item	Specification
	Bits SCAN1 to SCAN0 in the ADCON1 register and bits ADGSEL1 to
Function	ADGSEL0 in the ADCON2 register are used to select pins. The analog
	voltage applied to the pins is converted one-by-one to a digital code.
	• When the TRG bit in the ADCON0 register is 0 (software trigger)
A/D conversion start	the ADST bit in the ADCON0 register is set to 1 (A/D conversion start).
conditions	When the TRG bit is 1 (ADTRG trigger)
conditions	input level at the ADTRG pin changes from high to low after the ADST bit
	is set to 1 (A/D conversion start).
A/D conversion stop	• Completion of A/D conversion (if a software trigger is selected, the ADST
conditions	bit is set to 0 (A/D conversion stop)).
	• Set the ADST bit to 0.
Interrupt request generation timing	Completion of A/D conversion
	Select from AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6
Analog input pin	pins), and AN0 to AN7 (8 pins).
	AN0_0 to AN0_7 and AN2_0 to AN2_7 can be selected in the same way.
Reading of A/D conversion	
result	Read the registers among AD0 to AD7 that corresponds to the selected pin.


Table 27.12 Single Sweep Mode Specifications

Register	Bit	Setting
PCLKSTP1	PCKSTP14	Set to 0 when using f1.
PCR3		Set to 1 (key input disabled) when using pins AN0 to AN3 for analog input.
PCR	PCR5	Set to 1 (INT6 input disabled) when using the AN2_4 pin for analog input.
T OK	PCR6	Set to 1 (INT7 input disabled) when using the AN2_5 pin for analog input.
	PCR7	Set to 1 (key input disabled) when using pins AN4 to AN7 for analog input.
AINRST	AINRST1, AINRST0	Select whether open-circuit detection assist function is used or not.
AD0 to AD7	b9 to b0	A/D conversion result can be read.
150010	ADGSEL1, ADGSEL0	Select analog input pin group.
ADCON2	CKS2	Select $\phi$ AD frequency.
	CKS3	Select fAD.
	CH2 to CH0	Disabled
	MD1 to MD0	Set to 10b.
ADCON0	TRG	Select a trigger.
	ADST	Set to 1 to start A/D conversion and set to 0 to stop it.
	CKS0	Select $\phi$ AD frequency.
	SCAN1, SCAN0	Select analog input pin.
	MD2	Set to 0.
ADCON1	CKS1	Select $\phi$ AD frequency.
	ADSTBY	Set to 1 in A/D conversion.
	ADEX1, ADEX0	Set to 00b.

Table 27.13         Registers and Settings in Single Sweep Mode	gle Sweep Mode (1)
---	--------------------

Note:

1. This table does not describe a procedure.



# 27.4.4 Repeat Sweep Mode 0

In repeat sweep mode 0, the analog voltage applied to selected pins is repeatedly converted to a digital code. Table 27.14 lists the Repeat Sweep Mode 0 Specifications.

Table 27.14 Repeat Sweep Mode 0 Specification
---

Item	Specification
Function	Bits SCAN1 to SCAN0 in the ADCON1 register and bits ADGSEL1 to ADGSEL0 in the ADCON2 register are used to select pins. Analog voltage applied to the pins is repeatedly converted to a digital code.
A/D conversion start conditions	<ul> <li>When the TRG bit in the ADCON0 register is 0 (software trigger) the ADST bit in the ADCON0 register is set to 1 (A/D conversion start).</li> <li>When the TRG bit is 1 (ADTRG trigger) input level at the ADTRG pin changes from high to low after the ADST bit is set to 1 (A/D conversion start).</li> </ul>
A/D conversion stop condition	Set the ADST bit to 0 (A/D conversion stop).
Interrupt request generation timing	No interrupt requests generated
Analog input pin	Select from AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), and AN0 to AN7 (8 pins). AN0_0 to AN0_7 and AN2_0 to AN2_7 can be selected in the same way.
Reading of A/D conversion result	Read the registers among AD0 to AD7 that corresponds to the selected pins.

Register	Bit	Setting	
PCLKSTP1	PCKSTP14	Set to 0 when using f1.	
	PCR3	Set to 1 (key input disabled) when using pins AN0 to AN3 for	
	10103	analog input.	
	PCR5	Set to 1 (INT6 input disabled) when using the AN2_4 pin for	
PCR		analog input.	
	PCR6	Set to 1 (INT7 input disabled) when using the AN2_5 pin for	
		analog input.	
	PCR7	Set to 1 (key input disabled) when using pins AN4 to AN7 for	
		analog input.	
AINRST	AINRST1,	Select whether open-circuit detection assist function is used or	
	AINRST0	not.	
AD0 to AD7	b9 to b0	A/D conversion result can be read.	
	ADGSEL1,	Select analog input pin group.	
ADCON2	ADGSEL0		
71200112	CKS2	Select	
	CKS3	Select fAD.	
	CH2 to CH0	Disabled	
	MD1 to MD0	Set to 11b.	
ADCON0	TRG	Select a trigger.	
	ADST	Set to 1 to start A/D conversion and set to 0 to stop it.	
	CKS0	Select $\phi$ AD frequency.	
	SCAN1, SCAN0	Select analog input pin.	
	MD2	Set to 0.	
ADCON1	CKS1	Select $\phi$ AD frequency.	
	ADSTBY	Set to 1 in A/D conversion.	
	ADEX1, ADEX0	Set to 00b.	

Table 27.15 Registers and Settings in Repeat Sweep Mode 0 (	Table 27.15	Registers and	Settings in	Repeat	Sweep	Mode 0	(1)
---	-------------	---------------	-------------	--------	-------	--------	-----

Note:

1. This table does not describe a procedure.




Figure 27.13 Operation Example in Repeat Sweep Mode 0

# 27.4.5 Repeat Sweep Mode 1

In repeat sweep mode 1, the analog voltage applied to eight selected pins including some prioritized pins is repeatedly converted to a digital code. Table 27.16 lists the Repeat Sweep Mode 1 Specifications.

Table 27.16	Repeat Sweep Mode 1 Specifications	
-------------	------------------------------------	--

Item	Specification
Function	The input voltage of all eight pins selected by bits ADGSEL1 to ADGSEL0 in the ADCON2 register is repeatedly converted to a digital code. One to four pins selected by SCAN1 to SCAN0 in the ADCON1 register is/are converted by priority. Example: If AN0 is prioritized, input voltage is converted to a digital code in the following order: $AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN3 \bullet \bullet \bullet$
A/D conversion start conditions	<ul> <li>When the TRG bit in the ADCON0 register is 0 (software trigger), the ADST bit in the ADCON0 register is set to 1 (A/D conversion start).</li> <li>When the TRG bit is 1 (ADTRG trigger), input level at the ADTRG pin changes from high to low after the ADST bit is set to 1 (A/D conversion start).</li> </ul>
A/D conversion stop condition	Set the ADST bit to 0 (A/D conversion stop).
Interrupt request generation timing	No interrupt requests generated
Analog input pins to be given priority when A/D converted	Select from AN0 (1 pin), AN0 and AN1 (2 pins), AN0 to AN2 (3 pins), and AN0 to AN3 (4 pins). AN0_0 to AN0_3 and AN2_0 to AN2_3 can be selected in the same way.
Reading of A/D conversion result	Read the registers among AD0 to AD7 that corresponds to the selected pins.

Register	Bit	Setting	
PCLKSTP1	PCKSTP14	Set to 0 when using f1.	
PCR3		Set to 1 (key input disabled) when using pins AN0 to AN3 for analog input.	
PCR	PCR5	Set to 1 (INT6 input disabled) when using the AN2_4 pin for analog input.	
FOR	PCR6	Set to 1 (INT7 input disabled) when using the AN2_5 pin for analog input.	
	PCR7	Set to 1 (key input disabled) when using pins AN4 to AN7 for analog input.	
AINRST	AINRST1, AINRST0	Select whether open-circuit detection assist function is used or not.	
AD0 to AD7	b9 to b0	A/D conversion result can be read.	
	ADGSEL1, ADGSEL0	Select analog input pin group.	
ADCON2	CKS2	Select	
	CKS3	Select fAD.	
	CH2 to CH0	Disabled	
	MD1 to MD0	Set to 11b.	
ADCON0	TRG	Select a trigger.	
	ADST	Set to 1 to start A/D conversion and set to 0 to stop it.	
	CKS0	Select $\phi$ AD frequency.	
	SCAN1, SCAN0	Select a pin to be given priority when A/D converted	
	MD2	Set to 1.	
ADCON1	CKS1	Select $\phi$ AD frequency.	
	ADSTBY	Set to 1 in A/D conversion.	
	ADEX1, ADEX0	Set to 00b.	

Table 27.17	<b>Registers and</b>	Settings in	Repeat	Sweep	Mode 1	(1)

Note:

1. This table does not describe a procedure.




Figure 27.14 Operation Example in Repeat Sweep Mode 1




Figure 27.15 Transition Diagram of Pins Used in A/D Conversion in Repeat Sweep Mode 1

#### 27.5 External Sensor

To perform A/D conversion accurately, charging the internal capacitor C shown in Figure 27.16 must be completed within a specified period of time.

- T: Specified period of time (sampling time)
- R0: Output impedance of sensor equivalent circuit
- R: Internal resistance of the MCU
- X: Precision (error) of the A/D converter
- Y: Resolution of the A/D converter be Y (Y is 1024)

Generally, 
$$VC = VIN \left\{ 1 - e^{-\frac{1}{C(R0+R)}t} \right\}$$
  
When t = T,  $VC = VIN - \frac{X}{Y}VIN = VIN \left(1 - \frac{X}{Y}\right)$   
 $e^{-\frac{1}{C(R0+R)}T} = \frac{X}{Y}$   
 $-\frac{1}{C(R0+R)}T = \ln \frac{X}{Y}$   
Therefore,  $R0 = -\frac{T}{C \bullet \ln \frac{X}{Y}} - R$ 

Figure 27.16 shows Analog Input Pin and External Sensor Equivalent Circuit. Impedance R0 by which voltage VC between pins of the capacitor C changes from 0 to VIN - (0.1/1024)VIN in time T when the difference between VIN and VC is 0.1LSB is obtained. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is kept to 0.1LSB in A/D conversion. Actual error however is the value of absolute accuracy added to 0.1LSB.

When  $\phi AD$  is 20 MHz, T is 0.75  $\mu s$ . Output impedance R0 for charging capacitor C sufficiently within the time T is obtained as follows.

T = 0.75  $\mu$ s, R = 10 k $\Omega$ , C = 6.0 pF, X = 0.1, and Y = 1024. Therefore,

$$R0 = -\frac{0.75 \times 10^{-6}}{6.0 \times 10^{-12} \bullet \ln \frac{0.1}{1024}} - 10 \times 10^3 \approx 3.5 \times 10^3$$

Thus, the output impedance R0 of the sensor equivalent circuit, making the A/D converter precision (error) 0.1LSB or less, is up to 3.5 k $\Omega$ .




Figure 27.16 Analog Input Pin and External Sensor Equivalent Circuit

#### 27.6 Interrupt

Refer to the operation examples for timing of generating interrupt requests.

Also, refer to 14.7 "Interrupt Control" for details. Table 27.18 lists Registers Associated with A/D Converter Interrupt.

#### Table 27.18 Registers Associated with A/D Converter Interrupt

Ī	Address	Register	Symbol	Reset Value
	004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXX X000b

## 27.7 Notes on A/D Converter

### 27.7.1 Analog Input Pin

Do not use any of pins AN4 to AN7 as analog input pins if any one of pins  $\overline{\text{KI0}}$  to  $\overline{\text{KI3}}$  is used as a key input interrupt . Also, do not use any of four pins AN0 to AN3 as analog input pins if any one of pins  $\overline{\text{KI4}}$  to  $\overline{\text{KI7}}$  is used as a key input interrupt.

## 27.7.2 Pin Configuration

To prevent operation errors due to noise or latchup, and to reduce conversion errors, place capacitors between the AVSS pin and the AVCC pin, the VREF pin, and analog inputs (ANi (i = 0 to 7), ANEXi, ANO\_i, and AN2\_i). Also, place a capacitor between the VCC1 pin and VSS pin. Do not use A/D converter when VCC1 > VCC2.




Figure 27.17 Example of Pin Configuration

### 27.7.3 Register Access

Set the CKS3 bit, and then set other A/D converter related registers. Also, after changing the CKS3 bit, set the A/D converter related registers again. Note that bits in the ADCON2 register, including the CKS3 bit, can be set simultaneously.

Set registers ADCON0 (excluding the ADST bit), ADCON1, and ADCON2 when A/D conversion stops (before a trigger is generated).

After A/D conversion stops, rewrite the ADSTBY bit in the ADCON1 register from 1 to 0.

### 27.7.4 A/D Conversion Start

When rewriting the ADSTBY bit in the ADCON1 register from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for one  $\phi$ AD cycle or more before starting A/D conversion.

In addition to the above, set the PUMPON bit in the ADCON1 register to 1 (voltage multipler ON) before starting A/D conversion, when VCC1  $\leq$  2.7 V. After setting the PUMPON bit to 1, no wait time before starting A/D conversion is necessary.

# 27.7.5 A/D Operation Mode Change

When A/D operation mode has been changed, reselect analog input pins by using bits CH2 to CH0 in the ADCON0 register or bits SCAN1 to SCAN0 in the ADCON1 register.

### 27.7.6 State When Forcibly Terminated

If A/D conversion in progress is halted by setting the ADST bit in the ADCON0 register to 0, the conversion result is undefined. In addition, the non-converted ADi register may also become undefined. Do not use the ADi register when setting the ADST bit to 0 by a program during A/D conversion.

## 27.7.7 A/D Open-Circuit Detection Assist Function

The conversion result in open-circuit depends on the external circuit. Use this function only after careful evaluation of the system. When A/D conversion starts after changing the AINRST register, follow these procedures:

- (1) Change bits AINRST1 to AINRST0 in the AINRST register.
- (2) Wait for one cycle of  $\phi$ AD.
- (3) Set the ADST bit in the ADCON0 register to 1 (A/D conversion started).

#### 27.7.8 Detecting Completion of A/D Conversion

In one-shot mode and single sweep mode, use the IR bit in the ADIC register to detect completion of A/D conversion. When not using an interrupt, set the IR bit to 0 by a program after the detection. When 1 is written to the ADST bit in the ADCON0 register, the ADST bit becomes 1 (A/D conversion started) after start processing time elapses. (See Table 27.7 "Cycles of A/D Conversion Item".) When reading the ADST bit shortly after writing 1, 0 (A/D conversion stop) may be read.




Figure 27.18 ADST Bit Operation

#### 27.7.9 **¢AD**

Divide fAD so  $\phi$ AD conforms the standard frequency.

In particular, consider the maximum and minimum values of fOCO40M when the CKS3 bit in the ADCON2 register is 1 (fOCO40M is fAD).

# 28. D/A Converter

### 28.1 Introduction

The D/A converter consists of two independent 8-bit R-2R type D/A converters. Table 28.1 lists the D/A Converter Specifications and Figure 28.1 shows the D/A Converter Block Diagram.

#### Table 28.1 D/A Converter Specifications

Item	Specification
D/A conversion method	R-2R
Resolution	8 bits




Figure 28.1 D/A Converter Block Diagram

#### Table 28.2 I/O Ports

Pin Name	I/O	Function	
DA0	Output <sup>(1)</sup>	D/A comparator output	
DA1			

Note:


1. Set the direction bit of the ports sharing a pin to 0 (input mode). When the DAiE bit (i = 0, 1) in the DACON register is set to 1 (output enabled), the corresponding port cannot be pulled up.

#### 28.2 Registers


#### Table 28.3 Registers

Address	Register	Symbol	Reset Value
03D8h	D/A0 Register	DA0	00h
03DAh	D/A1 Register	DA1	00h
03DCh	D/A Control Register	DACON	XXXX XX00b

# 28.2.1 D/Ai Register (DAi) (i = 0, 1)



# 28.2.2 D/A Control Register (DACON)



#### 28.3 Operations

D/A conversion is performed by writing a value to the DAi register (i = 0, 1). Output analog voltage (V) is determined by the value n (n = decimal) set in the DAi register.

$$V = VREF \times \frac{n}{256}$$
 (n = 0 to 255)

VREF: Reference voltage

Figure 28.2 shows the D/A Converter Equivalent Circuit.




Figure 28.2 D/A Converter Equivalent Circuit

### 28.4 Notes on D/A Converter

#### 28.4.1 When Not Using the D/A Converter

When not using the D/A converter, set the DAiE bit (i = 0, 1) in the DACON register to 0 (output disabled) and the DAi register to 00h in order to minimize unnecessary current consumption and prevent current flow to the R-2R resistor.

# 29. CRC Calculator

### 29.1 Introduction

The cyclic redundancy check (CRC) calculator detects errors in data blocks. This CRC calculator is enhanced by an additional feature, the CRC snoop, in order to monitor reads from and writes to a certain SFR address, and perform CRC calculations automatically on the data read from and data written to the aforementioned SFR address.

#### Table 29.1 CRC Calculator Specifications

Item	Specification
Generator polynomial	CRC-CCITT (X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1) or CRC-16 (X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1)
Selectable functions	MSB/LSB selectable     CRC snoop





Figure 29.1 CRC Calculator Block Diagram

### 29.2 Registers


#### Table 29.2 Registers

Address	Register	Symbol	Reset Value
03B4h	SFR Snoop Address Register	CRCSAR	XXXX XXXXb
03B5h		CINCOAIN	00XX XXXXb
03B6h	CRC Mode Register	CRCMR	0XXX XXX0b
03BCh	CRC Data Register	CRCD	XXh
03BDh		CICOD	XXh
03BEh	CRC Input Register	CRCIN	XXh


# 29.2.1 CRC Data Register (CRCD)




# 29.2.2 CRC Input Register (CRCIN)



# 29.2.3 CRC Mode Register (CRCMR)



# 29.2.4 SFR Snoop Address Register (CRCSAR)



CRCSR (Snoop-on-read enable bit) (b14)

When the CRCSW bit is 1, set the CRCSR bit to 0. Do not set the CRCSR bit to 1 when the CRCSW bit is 1.

### CRCSW (Snoop-on-write enable bit) (b15)

When the CRCSR bit is 1, set the CRCSW bit to 0. Do not set the CRCSW bit to 1 when the CRCSR bit is 1.

### 29.3 Operations

#### 29.3.1 Basic Operation

The CRC (Cyclic Redundancy Check) calculator detects errors in data blocks. The MCU uses two generator polynomials of CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) and CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ ) to generate CRC.

The CRC is 16-bit code generated for a given length of a data block in 8-bit units. After setting the default value in the CRCD register, the CRC is stored in the CRCD register every time 1-byte of data is written to the CRCIN register. CRC generation for 1-byte data is completed in two CPU clock cycles.

## 29.3.2 CRC Snoop

The CRC snoop monitors reads from and writes to a certain SFR address and performs CRC calculation on the data read from and written to the aforementioned SFR address automatically. Because the CRC snoop recognizes writes to and reads from a certain SFR address as a trigger to automatically perform CRC calculation, there is no need to write data to the CRCIN register. All SFR addresses from 0020h to 03FFh are subject to the CRC snoop. The CRC snoop is useful in monitoring writes to the UART TX buffer, and reads from the UART RX buffer.

To use this function, write a target SFR address to bits CRCSAR9 to CRCSAR0 in the CRCSAR register. Then, set the CRCSW bit in the CRCSAR register to 1 to enable snooping on writes to the target, or set the CRCSR bit in the CRCSAR register to 1 to enable snooping on reads from the target.

When setting the CRCSW bit to 1, and writing data to a target SFR address by CPU or DMA, the CRC calculator stores the data in the CRCIN register and performs CRC calculation. Similarly, when setting the CRCSR bit to 1, and reading data in a target SFR address by CPU or DMA, the CRC calculator stores the data in the CRCIN register and performs CRC calculation.

CRC calculation is performed 1-byte at a time. When the target SFR address is accessed in words (16 bits), CRC is generated on the lower byte (1 byte) of data.

CRC calculator specification					
CRC: remainder of a division,	inverted value of the generator pol				
Generator polynomial: X <sup>16</sup> + X <sup>1</sup>	•	•			
Setting procedures					
(1) Reverse the bit position of the v	alue 80C4h by a pro	gram ir	1-byte units	S.	
80h → 01h, C4h→23h					
(2) Write 0000h (initial value) to the	CRCD register				
CRCD register	b15	00h	b0	0	
-		otor			
(3) Write 01h (reversed value of 80		b7	b0	0	
CRCIN register			01h	 After two cycles, 1189h, which is a	a hit-
				position-reverse value of 9188h (C	CRC
CRCD register	b15	89h	- ьо	o for"80h) is stored in the CRCD rec	lister
(4) Write 23h (reversed value of C4	h) to the CRCIN regi	ster	b0	0	
CRCIN register			23h		
				After two cycles, 0A41h, which is a position-reverse value of 8250h (0	
	b15		<u>۲</u> هو		
CRCD register	UA	41h			
(1000 0000b). Add 1000 0000 0000	0 0000 0000 0000b, a	as 1000	) 0000b plus	CIN register is reversed and becomes 8 s 16 digits, to 0000 0000 0000 0000 00 CRCD register to perform the modulo-2	000 2
1000 1000 0001 0000 1	1000 0000 0000 000		<u>1000</u> 0000 ←	Modulo-2 operation i Data operation that complies	
	1000 1000 0001 000			the law given below. 0 + 0 = 0	
Genérator polynomial	1000 0001 000 1000 1000 000		-	0 + 0 = 0 0 + 1 = 1 1 + 0 = 1	
	1001 000	1 1000 ↑	1000	1 + 1 = 0 -1 = 1	
		CRC			
0001 0001 1000 1001b (1189h), the from the CRCD register.	e remainder 1001 00	01 100	0 1000b (91	188h) with inversed bit position, can be	rea
0100b). Add 1100 0100 0000 0000 1001 0001 1000 1000b plus 8 digits	0000 0000b, as 110 s as a remainder of (	0 0100 3) left i	b plus 16 dig n the CRCD	er is inversed and becomes C4h (1100 igits, to 1001 0001 1000 1000 0000 00 0 register to perform the modulo-2 divis 250h) with inversed bit position, can be	00b, sion.

CRC operation specification CRC: remainder of a division, -	the CRCIN regi				
Generator polynomial: X <sup>16</sup> + X <sup>1</sup>	generator polyr $5 \pm X^2 \pm 1(1 \ 1000)$		0.01016)		
		0000 000	0 01010)		
Setting procedures					
(1) Write 0000h (initial value) to the	CRCD register			b0	
CRCD register		0000h			
(2) Write 80h to the CRCIN register					
ζ,		b7		b0	
CRCIN register			80h		
					After two cycles, 8303h (CRC for 80h) is stored in the CRCD register.
CRCD register	b15	8303h	•	b0	
(3) Write C4h to the CRCIN registe	r				
		b7	0.4	b0	
CRCIN register			C4h		
	14F			<b>h</b> 0	After two cycles, 0292h (CRC for 80C4h is stored in the CRCD register.
CRCD register	b15	0292h	•	b0	
Details on CRC calculation					
As shown in (2) above, add 1000 0			·	<b>`</b>	0 0000b) written in the CRCIN register plu
0,	,				lus 8 digits as the default value of the 1000 0011 0000 0011b (8303h) can be
read from the CRCD register.				,	
When going on to (3) above, add 1	100 0100 0000 (	0000 0000	0000b, as	s C4h	(1100 0100b) written in the CRCIN regist
plue 16 digite to 1000 0011 0000 0	011 0000 0000h	. as 8303h	n (1000 <sup>°</sup> 00	011 0	000 0011b) plus 8 digits as a remainder o

Figure 29.3 CRC Operation When Using CRC-16

# 30. Flash Memory

Note

P1, P4\_4 to P4\_7, P7\_2 to P7\_5, P9\_1 of the 80-pin package have no external connections. For the 80-pin package, do not use these pins for the entry of user boot function.

#### 30.1 Introduction

This product uses flash memory as ROM. In this chapter, flash memory refers to the flash memory inside the MCU.

In this product, the flash memory can perform in three rewrite modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode.

Table 30.1 lists Flash Memory Specifications (see Table 1.1 to Table 1.4 "Specifications" for the items not listed in Table 30.1).

Item		Specification		
Flash memory rewrit	te mode	3 modes (CPU rewrite, standard serial I/O, and parallel I/O)		
	Program ROM 1	See Figure 30.1 "Flash Memory Block Diagram".		
Erase block	Program ROM 2	1 block (16 KB)		
	Data flash	2 blocks (4 KB each)		
Program method		In 2-word (4-byte) units		
Erase method		Block erase		
Program and erase	control method	Program and erase controlled by software commands		
Suspend function		Program suspend and erase suspend		
Protect method		A lock bit protects each block.		
Number of command	ds	8		
Program and erase	Program ROM 1 and program ROM 2	1,000 times <sup>(1)</sup>		
cycles	Data flash	10,000 times <sup>(1)</sup>		
Data retention		20 years		
Flash memory rewrite disable function		Parallel I/O mode ROM code protect function Standard serial I/O mode ID code check function, forced erase function, and standard serial I/O mode disable function		
User boot function		User boot mode		

#### Table 30.1 Flash Memory Specifications

Note:

1. Definition of program and erase cycles:

The program and erase cycles is the number of erase operations performed on a per-block basis. For example, assume that a 4-KB block is programmed in 1,024 operations, writing two words at a time, and erased thereafter. In this case, the block is considered to have been programmed and erased once.

If the program and erase cycles are 1,000 times, each block can be erased up to 1,000 times.

Flash Memory Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	The flash memory is rewritten when the CPU executes software commands. EW0 mode: Rewritable in areas other than the flash memory EW1 mode: Rewritable in the flash memory	The flash memory is rewritten using a dedicated serial programmer. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2: 2-wire clock asynchronous serial I/O	The flash memory is rewritten using a dedicated parallel programmer.
Areas which can be rewritten	Program ROM 1, program ROM 2, and data flash	Program ROM 1, program ROM 2, and data flash	Program ROM 1, program ROM 2, and data flash
ROM programmer	None	Serial programmer	Parallel programmer

 Table 30.2
 Flash Memory Rewrite Modes Overview

#### 30.2 Memory Map

The flash memory is used as ROM in this product. The flash memory is comprised of program ROM 1, program ROM 2, and data flash. Figure 30.1 shows the Flash Memory Block Diagram.

The flash memory is divided into several blocks, each of which can be protected (locked) from programming or erasing. The flash memory can be rewritten in CPU rewrite, standard serial I/O, and parallel I/O modes.

Program ROM 2 can be used when the PRG2C0 bit in the PRG2C register is 0 (program ROM 2 enabled).

Data flash can be used when the PM10 bit in the PM1 register is set to 1 (0E000h to 0FFFFh: data flash). Data flash is divided into block A and block B.

Table 30.3 lists the differences among program ROM 1, program ROM 2, and data flash.

In single-chip mode or memory expansion mode, program can be allocated in either program ROM 1, program ROM 2, or data flash.

#### Table 30.3 Program ROM 1, Program ROM 2, and Data Flash

Item	Flash Memory				
	Program ROM 1	Data Flash			
Program and erase cycles	1,000 times		10,000 times		
Forced erase function	Enabled		Disabled		
Frequency limit when reading	No		Yes		
User boot program	Do not allocate Allocatable		Do not allocate		




Figure 30.1 Flash Memory Block Diagram

## 30.3 Registers

#### Table 30.4 Registers

Address	Register	Symbol	Reset Value
0220h	Flash Memory Control Register 0	FMR0	0000 0001b (Other than user boot mode) 0010 0001b (User boot mode)
0221h	Flash Memory Control Register 1	FMR1	00X0 XX0Xb
0222h	Flash Memory Control Register 2	FMR2	XXXX 0000b
0223h	Flash Memory Control Register 3	FMR3	XXXX 0000b
0230h	Flash Memory Control Register 6	FMR6	XX0X XX00b

## 30.3.1 Flash Memory Control Register 0 (FMR0)

b7 b6 b5 b4 b3 b2 b1 b0	Symbo FMR0		Address 0220h	After Reset 0000 0001b (other than use 0010 0001b (user boot mod	
	Bit Symbol	Bit Name		Function	RW
	FMR00	RY/BY status flag	0 : Busy (being wr 1 : Ready	itten or erased)	RO
	FMR01	CPU rewrite mode select bit	0 : CPU rewrite mo 1 : CPU rewrite mo		RW
	FMR02	Lock bit disable select bit	0 : Lock bit enable 1 : Lock bit disable		RW
	FMSTP	Flash memory stop bit	0 : Flash memory 1 : Flash memory (low power-mod		RW
	(b4)	Reserved bit	Set to 0		RW
	 (b5)	Reserved bit	Set to 0 in other th Set to 1 in user bo	an user boot mode ot mode	RW
	FMR06	Program status flag	0 : Completed as e 1 : Completed in e	expected error	RO
<u> </u>	FMR07	Erase status flag	0 : Completed as e 1 : Completed in e		RO

# FMR00 (RY/BY status flag) (b0)

This bit indicates the flash memory operating state.

Condition to become 0:

During the following commands execution:

Program, block erase, lock bit program, read lock bit status, and block blank check

Condition to become 1:

Other than those above.

#### FMR01 (CPU rewrite mode select bit) (b1)

Commands can be accepted by setting the FMR01 bit to 1 (CPU rewrite mode enabled).

To set the FMR01 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers will occur before writing 1 after writing 0.

Change FMR01 bit when the PM24 bit in the PM2 register is 0 ( $\overline{\text{NMI}}$  interrupt disabled) or high is input to the  $\overline{\text{NMI}}$  pin.

While in EW0 mode, write to this bit from a program in an area other than flash memory. Enter read array mode, and then set this bit to 0.

#### FMR02 (Lock bit disable select bit) (b2)

The lock bit is disabled by setting the FMR02 bit to 1 (lock bit disabled) (Refer to 30.8.2 "Data Protect Function").

The FMR02 bit does not change the lock bit data, but disables the lock bit function. If an erase command is executed when the FMR02 bit is set to 1, the lock bit data status changes from 0 (locked) to 1 (unlocked) after command execution is completed.

To set the FMR02 bit to 1, write 0 and then 1 to the FMR02 bit in succession when the FMR01 bit is 1. Make sure no interrupts or DMA transfers will occur before writing 1 after writing 0.

#### FMSTP (Flash memory stop bit) (b3)

The FMSTP bit resets the flash memory control circuits and minimizes current consumption in the flash memory. Access to the internal flash memory is disabled when the FMSTP bit is set to 1 (flash memory operation stopped). Set the FMSTP bit by a program located in an area other than the flash memory. Set the FMSTP bit to 1 under the following condition:

• A flash memory access error occurs while erasing or programming in EW0 mode (the FMR00 bit does not revert to 1 (ready)).

Use the following steps to rewrite the FMSTP bit.

To stop the flash memory:

- (1) Set the FMSTP bit to 1.
- (2) Wait the wait time to stabilize the flash memory circuit (tps).
- To restart the flash memory:
  - (1) Set the FMSTP bit to 0.
  - (2) Wait the wait time to stabilize the flash memory circuit (tps).

The FMSTP bit is enabled when the FMR01 bit is 1 (CPU rewrite mode). When the FMR01 bit is 0, although the FMSTP bit can be set to 1 by writing 1, the flash memory is neither placed in low-power mode nor initialized.

When the FMR23 bit is 1 (low-current consumption read mode enabled), do not set the FMSTP bit in the FMR0 register to 1 (flash memory operation stopped). Also, when the FMSTP bit is 1, do not set the FMR23 bit to 1.

#### FMR06 (Program status flag) (b6)

This bit indicates the auto-program operation state.

Condition to become 0:

• Execute the clear status command.

Condition to become 1:

• Refer to 30.8.5.1 "Full Status Check".

Do not execute the following commands when the FMR06 bit is 1: Program, block erase, lock bit program, and block blank check.

#### FMR07 (Erase status flag) (b7)

This bit indicates the auto-erase operation state. Condition to become 0:

• Execute the clear status command

Condition to become 1:

• Refer to 30.8.5.1 "Full Status Check". Do not execute the following commands when the FMR07 bit is 1:

Program, block erase, lock bit program, and block blank check.

# 30.3.2 Flash Memory Control Register 1 (FMR1)

0 b5 b4 b3 b2 b1 b0	Symbo FMR1			After Reset 00X0 XX0Xb
	Bit Symbol	Bit Name	Function	RW
	(b0)	Reserved bit	Read as undefined value	RO
	FMR11	Write to FMR6 register enable bit	0 : Disabled 1 : Enabled	RW
	 (b3-b2)	Reserved bits	Read as undefined value	RO
	(b4)	Reserved bit	Set to 0	RW
	(b5)	No register bit. If necessar	y, set to 0. Read as undefined value	_
	FMR16	Lock bit status flag	0 : Lock 1 : Unlock	RO
	FMR17	Data flash wait bit	0 : 1 wait 1 : Follow the setting of the PM17 bit in t PM1 register	he RW

### FMR11 (Write to FMR6 register enable bit) (b1)

Change FMR11 bit when the PM24 bit in the PM2 register is 0 ( $\overline{\text{NMI}}$  interrupt disabled) or high is input to the  $\overline{\text{NMI}}$  pin.

### FMR16 (Lock bit status flag) (b6)

This bit indicates the execution result of the read lock bit status command.

### FMR17 (Data flash wait bit) (b7)

This bit is used to select the number of wait states for data flash.

When setting this bit to 0, one wait is inserted to the read cycle of the data flash. The write cycle is not affected.

# 30.3.3 Flash Memory Control Register 2 (FMR2)

	Symbo FMR:		Address 0222h	After Reset XXXX 0000b
	Bit Symbol	Bit Name	Function	RW
	 (b1-b0)	Reserved bits	Set to 0	RW
	FMR22	Slow read mode enable bit	0 : Disabled 1 : Enabled	RW
	FMR23	Low current consumption read mode enable bit	0 : Disabled 1 : Enabled	RW
		No register bits. If necessa undefined.	ry, set to 0. When read, the read value	e is

FMR22 (Slow read mode enable bit) (b2) FMR23 (Low-current consumption read mode enable bit) (b3) Refer to 9.4 "Power Control in Flash Memory".

# 30.3.4 Flash Memory Control Register 3 (FMR3)

	Symbo FMR3		Address 0223h	After Reset XXXX 0000b
	Bit Symbol	Bit Name	Function	RW
	FMR30	Suspend function enable bit	0 : Disabled 1 : Enabled	RW
	FMR31	Suspend request bit	0 : Command restart 1 : Suspend request	RW
	FMR32	Erase suspend status flag	0 : Erase suspend not accepted 1 : Erase suspend accepted	RO
	FMR33	Program suspend status flag	0 : Program suspend not accepted 1 : Program suspend accepted	RO
.	(b4)	Reserved bit	Read as undefined value	RO
	 (b7-b5)	No register bits. If necessa	ry, set to 0. Read as undefined value	_

## FMR30 (Suspend function enable bit) (b0)

To set the FMR30 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers will occur before writing 1 after writing 0.

# 30.3.5 Flash Memory Control Register 6 (FMR6)

6 b5 b4 b3 b2 b1 b0 0 1	Symbo FMR6		Address 0230h	After Reset XX0X XX00b
	Bit Symbol	Bit Name	Function	RW
	- FMR60	EW1 mode select bit	0 : EW0 mode 1 : EW1 mode	RW
	FMR61	Reserved bit	Set to 1	RW
	 (b4-b2)	Reserved bits	Read as undefined value	RO
 	(b5)	Reserved bit	Set to 0	RW
   	 (b7-b6)	Reserved bits	Read as undefined value	RO

When accessing the FMR6 register, set a CPU clock frequency of 10 MHz or less by the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register. Also, set the PM17 bit in the PM1 register to 1 (wait state).

## FMR60 (EW1 mode select bit) (b0)

To set the FMR60 bit to 1, write 1 when both FMR01 bit in the FMR0 register and FMR11 bit in the FMR1 register are 1.

Change FMR60 bit when the PM24 bit in the PM2 register is 0 ( $\overline{\text{NMI}}$  interrupt disabled) or high is input to the  $\overline{\text{NMI}}$  pin.

#### FMR61 (b1)

Set the FMR61 bit to 1 when using CPU rewrite mode.

#### **30.4 Optional Function Select Area**

In an option function select area, the MCU state after reset and the function to prevent rewrite in parallel I/O mode are selected.

The option function select area is not an SFR, and therefore cannot be rewritten by a program. Set an appropriate value when writing a program to the flash memory. The entire option function select area becomes FFh when the block including the option function select area is erased.

In blank products, the OFS1 address value is FFh when shipped. After a value is written by the user, this register takes on the written value. In programmed products, the OFS1 address is the value set in the user program prior to shipping.

Selection using the optional function select area can be used in single-chip mode or memory expansion mode. The option function select area cannot be used in microprocessor mode. When using the MCU in microprocessor mode, clear the internal ROM.




Figure 30.2 Option Function Select Area

#### 30.4.1 Optional Function Select Address 1 (OFS1)

b6 b5 b4 b3 b2 b1 b0	Symbo OFS1	l Addro FFFF	
	Bit Symbol	Bit Name	Function
	- WDTON	Watchdog timer start select bit	<ul><li>0 : Watchdog timer starts automatically after reset</li><li>1 : Watchdog timer is stopped after reset</li></ul>
	(b1)	Reserved bit	Set to 1.
	ROMCR	ROM code protect cancel bit	0 : ROM code protection cancelled 1 : ROMCP1 bit enabled
	- ROMCP1	ROM code protect bit	0 : ROM code protection enabled 1 : ROM code protection disabled
	(b4)	Reserved bit	Set to 1.
	- VDSEL1	Vdet0 select bit 1	0 : Vdet0_2 1 : Vdet0_0
	- LVDAS	Voltage detector 0 start bit	0 : Voltage monitor 0 reset enabled after hardware reset 1 : Voltage monitor 0 reset disabled after hardware reset
	CSPROINI	After-reset count source protection mode select bit	0 : Count source protection mode enabled after reset 1 : Count source protection mode disabled after reset

# ROMCR (ROM code protect disable bit) (b2)

ROMCP1 (ROM code protect bit) (b3)

These bits are used to prohibit the flash memory from being read or rewritten during parallel I/O mode.

Bit S	etting	ROM Code Protect	
ROMCR bit	ROMCP1 bit	KOW Code Flotect	
0	0	Disabled	
0	1	Disabled	
1	0	Enabled	
1	1	Disabled	

#### Table 30.5ROM Code Protect

# 30.5 Flash Memory Rewrite Disable Function

This function prohibits the flash memory from being read, written, and erased. The details are shown for each mode.

Parallel I/O mode

ROM code protect function

Standard serial I/O mode

ID code check function, forced erase function, and standard serial I/O mode disable function

#### 30.6 Boot Mode

A hardware reset occurs while a low-level signal is applied to the P5\_5 pin and a high-level signal is applied to pins CNVSS and P5\_0. After reset, the MCU enters boot mode. In boot mode, user boot mode or standard serial I/O mode is selected in accordance with the content of a user boot code area. The MCU does not enter boot mode in power-on reset and voltage monitor 0 reset.

## **30.7 User Boot Function**

User boot mode can be selected by the status of a port when the MCU starts in boot mode. Table 30.6 lists the User Boot Function Specifications.

Item	Specification
Entry pin	None or select a port from P0 to P10
User boot start level	Select high or low
User boot start address	Address 10000h (program ROM 2 start address)

#### Table 30.6 User Boot Function Specifications

Set "UserBoot" in ASCII code to addresses 13FF0h to 13FF7h in the user boot code area, select a port for entry from addresses 13FF8h to 13FF9h and 13FFAh, and select the start level with address 13FFBh. After starting boot mode, user boot mode or standard serial I/O mode is selected in accordance with the level of the selected port.

In addition, if addresses 13FF0h to 13FF7h are set to "UserBoot" in ASCII code and addresses 13FF8h to 13FFBh are set to 00h, user boot mode is selected.

In user boot mode, the program of address 10000h (program ROM 2 start address) is executed. The content of the OFS1 address is valid.

Figure 30.3 shows the User Boot Code Area, Table 30.7 lists Start Mode (When Port Pi\_j is Selected for Entry), Table 30.8 lists "UserBoot" in ASCII Code, and Table 30.9 lists Addresses of Selectable Ports for Entry.




Figure 30.3 User Boot Code Area

Boot Code	Port Ir	nformation for	<sup>-</sup> Entry		
(13FF0h to 13FF7h)	Address (13FF8h to 13FF9h)	Bit (13FFAh)	Start level select (13FFBh)	Port Pi_j Input Level	Start Mode
	0000h	00h	00h	_	User boot mode
"UserBoot" in	Pi register	00h to 07h (value of j) 00h	00h	High	Standard serial I/O mode
ASCII code <sup>(2)</sup>	address (3)		0011	Low	User boot mode
	Pi register	00h to 07h	to 07h 01h	High	User boot mode
	address <sup>(3)</sup>	(value of j)	UIII	Low	Standard serial I/O mode
Other than "UserBoot" in ASCII code	_	_	_	_	Standard serial I/O mode

#### Table 30.7 Start Mode (When Port Pi\_j is Selected for Entry) <sup>(1)</sup>

i = 0 to 10, j = 0 to 7

Notes:

- 1. Only use the values listed in Table 30.7.
- 2. See Table 30.8 "UserBoot" in ASCII Code.
- 3. See Table 30.9 "Addresses of Selectable Ports for Entry".

#### Table 30.8 "UserBoot" in ASCII Code

Address	ASCII Code
13FF0h	55h (upper-case U)
13FF1h	73h (lower-case s)
13FF2h	65h (lower-case e)
13FF3h	72h (lower-case r)
13FF4h	42h (upper-case B)
13FF5h	6Fh (lower-case o)
13FF6h	6Fh (lower-case o)
13FF7h	74h (lower-case t)

#### Table 30.9 Addresses of Selectable Ports for Entry

Port	Address	Port	Address
P0	03E0h	P6	03ECh
P1	03E1h	P7	03EDh
P2	03E4h	P8	03F0h
P3	03E5h	P9	03F1h
P4	03E8h	P10	03F4h
P5	03E9h	-	-

#### **30.8 CPU Rewrite Mode**

In CPU rewrite mode, the flash memory can be rewritten when the CPU executes software commands. Program ROM 1, program ROM 2, and data flash can be rewritten with the MCU mounted on the board and without using a ROM programmer.

The program and block erase commands are executed only in individual block areas of program ROM 1, program ROM 2, and data flash.

Erase-write 0 mode (EW0 mode) and erase-write 1 mode (EW1 mode) are available in CPU rewrite mode. Table 30.10 lists the differences between EW0 mode and EW1 mode.

Item	EW0 Mode	EW1 Mode
Operating mode	<ul><li>Single-chip mode</li><li>Memory expansion mode</li></ul>	Single-chip mode
Rewrite control Program allocatable area	Program ROM 1     Program ROM 2     External area	Program ROM 1     Program ROM 2
Rewrite Control Program Executable Area	The rewrite control program must be transferred to an area other than the flash memory (e.g., RAM) before being executed.	The rewrite control program can be executed in program ROM 1 and program ROM 2.
Rewritable area	Program ROM 1     Program ROM 2     Data flash	<ul> <li>Program ROM 1</li> <li>Program ROM 2</li> <li>Data flash</li> <li>Excluding blocks with the rewrite control program</li> </ul>
Software command restriction	None	<ul> <li>Program and block erase commands Do not execute in a block with the rewrite control program.</li> <li>Read status register command Do not execute.</li> </ul>
Mode after program or erase	Read status register mode	Read array mode
State during auto write and auto erase	Hold state is not maintained.	Hold state is maintained. (I/O ports maintains the state before the command execution) <sup>(1)</sup>
Flash memory status detection	<ul> <li>Read bits FMR00, FMR06, and FMR07 in the FMR0 register by a program.</li> <li>Execute the read status register command, and then read bits SR7, SR5 and SR4 in the status register.</li> </ul>	Read bits FMR00, FMR06, and FMR07 in the FMR0 register by a program.

Table 30.10 EW0 Mode and EW1 Mode

Note:

1. Do not generate an interrupt (except MMI interrupt) or start a DMA transfer.

#### 30.8.1 Operating Speed

Set a CPU clock frequency of 10 MHz or less by the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register before entering CPU rewrite mode (EW0 or EW1 mode). Also, set the PM17 bit in the PM1 register to 1 (wait state).

## 30.8.2 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit to 0 (lock bit enabled). The lock bit allows blocks to be individually protected (locked) against programming and erasure. This prevents data from being inadvertently written to or erased from the flash memory. Table 30.11 lists Lock Bit and Block State.

FMR02 Bit in the FMR0 Register	Lock Bit	Block State
0 (enabled)	0 (locked)	Protected against programming and erasure
0 (enabled)	1 (unlocked)	Can be programmed or erased
1 (disabled)	0 (locked)	Cap be programmed or eraced
1 (disabled)	1 (unlocked)	Can be programmed or erased

Table 30.11 Lock Bit and Block State

Condition to become 0:

• Execute the lock bit program command

Condition to become 1:

• Execute the block erase command while the FMR02 bit in the FMR0 register is set to 1 (lock bit disabled).

If the block erase command is executed while the FMR02 bit is set to 1, the target block is erased regardless of lock bit status. The lock bit data can be read by the read lock bit status command. Refer to 30.8.4 "Software Command", for details on each command.

#### 30.8.3 Suspend Function

The suspend function suspends automatic programming and erasure. It can be used for an interrupt operation because program ROM 1, program ROM 2, and data flash can be read while automatic programming or erasure is suspended. Enable the interrupts used to enter suspend mode beforehand. The program command, erase command, and lock bit program command are subjects for suspend. Suspend operation is the same for the program command and lock bit program command, so both commands are described together as program suspend.

Do not suspend again in suspend mode. Table 30.12 lists Operation after Command is Issued during Suspend.

		0	peration		
Suspend	Command	Blocks erased or programmed before suspend	Other blocks		
Erase suspend	Block erase	The command is not executed. A command sequence error occurs.			
(Suspend while executing erase command)	Program	The command is not executed. A command sequence error occurs.	The command can be executed. Program suspend does not start or an error does not occur even when setting the FMR31 bit to 1 (suspend request).		
	Lock bit program	The command is not executed. A command sequence error occurs.	The command can be executed.		
	Read array				
	Read status register	The command can be executed.			
	Clear status register				
	Read lock bit status	The command is not executed. A command sequence error occurs.	The command can be executed.		
	Block blank check	Do not execute the command.			
Program suspend	Block erase	The command is not executed. A command sequence error occurs. <sup>(1)</sup>			
(Suspend while executing program	Program				
or lock bit program	Lock bit program				
command)	Read array	The command can be executed.			
	Read status register	The command can be executed.			
	Clear status register	Do not execute the command. <sup>(1)</sup>			
	Read lock bit status	Do not execute the command.			
	Block blank check	be not execute the command.			

Table 30 12	Operation after Command is Issued during	honous r
1 able 30.12	Operation after Command is issued during	Jouspend

Note:

1. If the command sequence error occurs after executing block erase, program, or lock bit program commands mistakenly during program suspend. execute the clear status register command, then restart suspend.




Figure 30.4 Suspend Request

## 30.8.4 Software Command

Table 30.13 shows Software Commands. Read or write commands and data in 16-bit units. When command code is written, the 8 high-order bits (D15 to D8) are ignored.

		First Bus (	Cycle	S	econd Bus	s Cycle	٦	Third Bus C	Cycle
Command	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)
Read array	Write	х	xxFFh						
Read status register	Write	х	xx70h	Read	х	SRD			
Clear status register	Write	х	xx50h						
Program	Write	WA	xx41h	Write	WA	WD0	Write	WA	WD1
Block erase	Write	х	xx20h	Write	BA	xxD0h			
Lock bit program	Write	BA	xx77h	Write	BA	xxD0h			
Read lock bit status	Write	х	xx71h	Write	BA	xxD0h			
Block blank check	Write	х	xx25h	Write	BA	xxD0h			

#### Table 30.13 Software Commands

SRD : Data in the status register (D7 to D0)

WA : Write address (Set the end of the address to 0h, 4h, 8h, or Ch)

WD0 : Write data low-order word (16 bits)

WD1 : Write data high-order word (16 bits)

BA : Highest-order block address (even address)

x : Any even address in program ROM 1, program ROM 2, or data flash

xx : Eight high-order bits of command code (ignored)

Software commands are described below. For symbols shown in flowcharts, refer to those in Table 30.13. Refer to 30.8.3 "Suspend Function" for program, block erase, and lock bit program commands when using suspend function.

# 30.8.4.1 Read Array Command

The read array command is used to read the flash memory.

By writing the command code xxFFh in the first bus cycle, the flash memory enters read array mode. The content of the specified address can be read in 16-bit units by entering the address to be read after the next bus cycle.

The flash memory remains in read array mode until another command is written. Therefore, the contents of multiple addresses can be read consecutively.




Figure 30.5 Read Array Command

## 30.8.4.2 Read Status Register Command

The read status register command is used to read the status register.

By writing the command code xx70h in the first bus cycle, the status register can be read in the second bus cycle. (Refer to 30.8.5 "Status Register"). To read the status register, read an even address in the program ROM 1, program ROM 2, or data flash.

Do not execute this command in EW1 mode.




Figure 30.6 Read Status Register Command

# 30.8.4.3 Clear Status Register Command

The clear status register command is used to clear the status register.

By writing the command code xx50h, bits FMR07 and FMR06 in the FMR0 register (SR5 and SR4 in the status register) become 00b.




Figure 30.7 Clear Status Register Command

#### 30.8.4.4 Program Command

The program command is used to write two words (4 bytes) of data to the flash memory.

By writing xx41h in the first bus cycle and data to the write address in the second and third bus cycles, auto-program operation (data program and verify) is started. Set the end of the write address to 0h, 4h, 8h, or Ch.

The FMR00 bit in the FMR0 register indicates whether the auto-program operation has been completed. The FMR00 bit is 0 (busy) during the auto-program operation, and 1 (ready) after the auto-program operation is completed.

After the auto-program operation is completed, the FMR06 bit in the FMR0 register indicates whether or not the auto-program operation has been completed as expected. (Refer to 30.8.5.1 "Full Status Check").

Do not rewrite the addresses already programmed. Figure 30.8 shows a Flow Chart of the Program Command Programming (Suspend Function Disabled).

The lock bit protects individual blocks from being programmed inadvertently. (Refer to 30.8.2 "Data Protect Function".)

In EW1 mode, do not execute this command on a block to which the rewrite control program is allocated.

In EW0 mode, the flash memory enters read status register mode as soon as the auto-program operation starts. The status register can be read. The SR7 bit in the status register is set to 0 at the same time the auto-program operation starts. It is set to 1 when the auto-program operation is completed. The flash memory remains in read status register mode until the read array command is written. After the auto-program operation is completed, the status register indicates whether or not the auto-program operation has been completed as expected.




Figure 30.8 Program Command (Suspend Function Disabled)

#### 30.8.4.5 Block Erase Command

By writing xx20h in the first bus cycle and xxD0h to the highest-order even address of a block in the second bus cycle, an auto-erase operation (erase and verify) is started on the specified block.

The FMR00 bit in the FMR0 register indicates whether the auto-erase operation has been completed.

The FMR00 bit is 0 (busy) during the auto-erase operation, and 1 (ready) when the auto-erase operation is completed.

After the auto erase operation is completed, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected. (Refer to 30.8.5.1 "Full Status Check").

Figure 30.9 shows a Flow Chart of the Block Erase Command Programming (Suspend Function Disabled).

The lock bit protects individual blocks from being erased inadvertently. (Refer to 30.8.2 "Data Protect Function".)

In EW1 mode, do not execute this command on the block to which the rewrite control program is allocated.

In EW0 mode, the flash memory enters read status register mode as soon as the auto-erase operation starts. The status register can be read. The SR7 bit in the status register is set to 0 at the same time an auto erase operation starts. It is set to 1 when the auto-erase operation is completed. The flash memory remains in read status register mode until the read array command or read lock bit status command is written.

If an erase error occurs, execute the clear status register command and then block erase command at least three times until the erase error is not generated.




Figure 30.9 Block Erase Command (Suspend Function Disabled)

# 30.8.4.6 Lock Bit Program Command

The lock bit program command is used to set the lock bit for a specified block to 0 (locked).

By writing xx77h in the first bus cycle and xxD0h to the highest-order even address of a block in the second bus cycle, the lock bit for the specified block is set to 0. The address value specified in the first bus cycle must be the same highest-order address of a block specified in the second bus cycle. Figure 30.10 shows a Flow Chart of the Lock Bit Program Command Programming (Suspend Function Disabled). Execute the read lock bit status command to read the lock bit state (lock bit

data). The FMR00 bit in the FMR0 register indicates whether a lock bit program operation has been completed.

Refer to 30.8.2 "Data Protect Function", for details on lock bit functions and how to set it to 1 (unlocked).




Figure 30.10 Lock Bit Program Command (Suspend Function Disabled)

# 30.8.4.7 Read Lock Bit Status

The read lock bit status command is used to read the lock bit state of a specified block.

By writing xx71h in the first bus cycle and xxD0h to the highest-order even address of a block in the second bus cycle, the FMR16 bit in the FMR1 register stores information on the lock bit status of a specified block. Read the FMR16 bit after the FMR00 bit in the FMR0 register is set to 1 (ready). Do not execute other commands while the FMR00 bit is 0.

Figure 30.11 shows a Flow Chart of the Read Lock Bit Status Command Programming.




Figure 30.11 Read Lock Bit Status Command

## 30.8.4.8 Block Blank Check Command

The block blank check command is used to check whether or not a specified block is blank (state after erase).

By writing xx25h in the first bus cycle and xxD0h in the second bus cycle to the highest-order even address of a block, the check result is stored in the FMR07 bit in the FMR0 register. Read the FMR07 bit after the FMR00 bit in the FMR0 register is set to 1 (ready). Do not execute other commands while the FMR00 bit is 0.

The block blank check command is valid for unlocked blocks.

If the block blank check command is executed on a block whose lock bit is 0 (locked), the FMR07 bit (SR5) is set to 1 (not blank) regardless of the FMR02 bit state.

Figure 30.12 shows a Flow Chart of the Block Blank Check Command Programming.




Figure 30.12 Block Blank Check Command

As a result of block blank check, when the block is not blank, execute the clear status register command before executing other software commands.

#### 30.8.5 Status Register

The status register indicates flash memory operating state and whether or not an erase or program operation has completed as expected.

Bits FMR00, FMR06, and FMR07 in the FMR0 register indicate status register states. Refer to 30.3.1 "Flash Memory Control Register 0 (FMR0)" for each bit.

Table 30.14	Difference in	Reading of	Status Register
-------------	---------------	------------	-----------------

Item	FMR0 register	Command
Condition	No limit	
Reading procedure	Read bits FMR00, FMR06, and FMR07 in the FMR0 register	<ul> <li>Read any even address in program ROM 1, program ROM 2, or data flash after writing the read status register command.</li> <li>Read any even address in program ROM 1, program ROM 2, or data flash after executing the program command, block erase command, lock bit program command, or block blank check command before executing the read array command.</li> </ul>

#### Table 30.15Status Register

Bits in Status	Bit in FMR0	Status	Status		
Register	Register	Sialus	0	1	Reset Value
SR0 (D0)	-	Reserved	-	-	-
SR1 (D1)	-	Reserved	-	-	-
SR2 (D2)	-	Reserved	-	-	-
SR3 (D3)	-	Reserved	-	-	-
SR4 (D4)	FMR06	Program status	Completed as expected	Completed in error	0
SR5 (D5)	FMR07	Erase status	Completed as expected	Completed in error	0
SR6 (D6)	-	Reserved	-	-	-
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1

D0 to D7: The data buses read when the read status register command is executed.

## 30.8.5.1 Full Status Check

If an error occurs, bits FMR06 and FMR07 in the FMR0 register are set to 1, indicating the occurrence of an error. Therefore, the execution results can be confirmed by checking these status bits (full status check).

Table 30.16 Errors and FMR0 Register States	Table 30.16	Errors	and FMR0	Register	States
---	-------------	--------	----------	----------	--------

FMR00	Register	Error	Error Occurrence Conditions		
FMR07 bit	FMR06 bit	LIIOI			
1	1	Command Sequence error	<ul> <li>Command is written incorrectly.</li> <li>Invalid data (data other than xxD0h or xxFFh) is written in the second bus cycle of the lock bit program or block erase command. <sup>(1)</sup></li> </ul>		
1	0	Erase error	<ul> <li>The block erase command is executed on a locked block. <sup>(2)</sup></li> <li>The block erase command is executed on an unlocked block, but the auto-erase operation is not completed as expected.</li> <li>The block blank check command is executed, and the check result is not blank.</li> </ul>		
0	1	Program error	<ul> <li>The program command is executed on a locked block. <sup>(2)</sup></li> <li>The program command is executed on an unlocked block, but auto-program operation is not completed as expected.</li> <li>The lock bit program command is executed, but the lock bit is not written as expected. <sup>(2)</sup></li> </ul>		

Notes:

1. The flash memory enters read array mode by writing command code xxFFh in the second bus cycle of the command. The command code written in the first bus cycle becomes invalid.

2. When the FMR02 bit is set to 1 (lock bit disabled), no error occurs even under the conditions above.




Figure 30.13 Full Status Check

#### 30.8.5.2 Handling Procedure for Errors

When errors occur, follow the procedures below.

Do not execute the program, block erase, lock bit program, and block blank check commands when either FMR06 or FMR07 is 1 (completed in error). Execute each command after executing the clear status register command.

Command sequence error

- (1) Execute the clear status register command and set bits FMR06 and FMR07 to 0 (completed as expected).
- (2) Check if the command is written correctly and execute the correct command.

Erase error

- (1) Execute the clear status register command and set the FMR07 bit to 0 (completed as expected).
- (2) Execute the read lock bit status command. Set the FMR02 bit in the FMR register to 1 (lock bit disabled) if the lock bit in the block where the error occurred is set to 0 (locked).
- (3) Execute the block erase command again.
- (4) Execute (1), (2), and (3) at least 3 times until an erase error is not generated.

If an error still occurs, do not use that block.

#### Program error

[When a program operation is executed]

- (1) Execute the clear status register command and set the FMR06 bit to 0 (completed as expected).
- (2) Execute the read lock bit status command. Set the FMR02 bit in the FMR0 register to 1 if the lock bit in the block where the error occurred is set to 0. If the lock bit is set to 1 (unlocked), do not use the address in which error has occurred as it is. Execute the block erase command to erase the block, in which error has occurred, before executing the program command to write to the same address again.
- (3) Execute the program command again.

If an error still occurs, do not use that block.

[When a lock bit program operation is executed]

- (1) Execute the clear status register command and set the FMR06 bit to 0.
- (2) Set the FMR02 bit in the FMR0 register to 1.
- (3) Execute the block erase command to erase the block where the error occurred.
- (4) Execute the lock bit program command again after writing the data as needed

If an error still occurs, do not use that block.

#### 30.8.6 EW0 Mode

The MCU enters CPU rewrite mode when the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled) and is ready to accept commands. EW0 mode is selected by setting the FMR60 bit in the FMR6 register to 0. Figure 30.14 shows Setting and Resetting of EW0 Mode




Figure 30.14 Setting and Resetting of EW0 Mode

Do not execute the following instructions: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

The following are interrupts which can be used in EW0 mode and operations when the interrupts occur during auto-erase operation or auto-program operation:

- Maskable interrupt (suspend disabled)
- To use the interrupt, allocate a variable vector table in areas other than the flash memory.
- Maskable interrupt (suspend enabled)

To use the interrupt, allocate a variable vector table in areas other than the flash memory.

When the FMR00 bit in the FMR0 register is checked in the interrupt routine and the result is 0 (being written or erased), auto-erase operation or auto-program operation suspends after td(SR-SUS) elapses by setting the FMR31 bit in the FMR3 register to 1 (suspend request). Auto-erase operation or auto-program operation restarts by setting the FMR31 bit to 0 (command restart) at the completion of the interrupt.

• NMI, watchdog timer, oscillator stop/restart detect, voltage detect 1, and voltage detect 2 interrupts Auto-erase operation or auto-program operation forcibly stops as soon as the interrupt occurs, and the flash memory is reset. The flash memory restarts after a certain period of time, and then the interrupt process starts.

After the flash memory restart, execute auto-erase operation again and confirm that it is completed as expected in order to read the correct value.

The watchdog timer is not stopped during the command operation, and the interrupt request can be generated. Initialize the watchdog timer regularly.

## 30.8.6.1 Suspend Function (EW0 Mode)

When using suspend function in EW0 mode, check the status of the flash memory in the interrupt routine and enter suspend mode. Program suspend or erase suspend is not accepted until td (SR-SUS) elapses after the FMR31 bit is set to 1. Access to the flash memory after confirming the acceptance of program suspend or erase suspend by the FMR33 or FMR32 bit. Set the FMR31 bit to 0 (command restart) to restart auto-program and auto-erase operations at the completion of the access to the flash memory. Figure 30.15 to Figure 30.17 show a flow chart in EW0 mode when the suspend function is enabled, and Figure 30.18 shows Suspend Operation Example in EW0 Mode.




Figure 30.15 Program Flowchart in EW0 Mode (Suspend Function Enabled)




Figure 30.16 Block Erase Flowchart in EW0 Mode (Suspend Function Enabled)




Figure 30.17 Lock Bit Program Flowchart in EW0 Mode (Suspend Function Enabled)




Figure 30.18 Suspend Operation Example in EW0 Mode

### 30.8.7 EW1 Mode

EW1 mode is selected by setting the FMR60 bit in the FMR6 register to 1 after setting the FMR01 bit in the FMR0 register to 1. Figure 30.19 shows Setting and Resetting of EW1 Mode.

When a program or erase operation is initiated, the CPU halts all program execution until the operation is completed.




Figure 30.19 Setting and Resetting of EW1 Mode

The following are interrupts which can be used in EW1 mode and operations when the interrupts occur during auto-erase operation or auto-program operation:

• Maskable interrupt (suspend function enabled)

Auto-erase operation or auto-program operation suspends after td(SR-SUS) elapses and the interrupt process is executed. Auto-erase operation or auto-program operation restarts by setting the FMR31 bit in the FMR3 register to 0 (command restart) after the interrupt process is completed.

Maskable interrupt (suspend function disabled)

Auto-erase operation or auto-program operation has a higher priority level and the interrupt request has to wait. The interrupt process is executed after auto-erase operation or auto-program operation is completed.

• NMI, watchdog timer, oscillator stop/restart detect, voltage detect 1, and voltage detect 2 interrupts Auto-erase operation or auto-program operation forcibly stops as soon as the interrupt occurs, and the flash memory is reset. The flash memory restarts after a certain period of time, and then the interrupt process starts.

After the flash memory restart, execute auto-erase operation again and confirm that it is completed as expected in order to read the correct value.

The watchdog timer stops its counting during auto-erase or auto-programming, but counts during erase suspend or program suspend. The interrupt request can be generated. Initialize the watchdog timer regularly by using the suspend function.

#### 30.8.7.1 Suspend Function (EW1 Mode)

When using suspend function in EW1 mode, an interrupt request is not accepted until td(SR-SUS) elapses after the interrupt request is generated. When the interrupt request is accepted, the flash memory enters erase suspend or program suspend. Set the FMR31 bit to 0 (command restart) to restart automatic program and erase operations at the completion of the interrupt. Figure 30.20 to Figure 30.22 show a flowchart in EW1 mode when the suspend function is enabled, and Figure 30.23 shows Suspend Operation Example in EW1 Mode.




Figure 30.20 Program Flowchart in EW1 Mode (Suspend Function Enabled)




Figure 30.21 Block Erase Flowchart in EW1 Mode (Suspend Function Enabled)





Figure 30.22 Lock Bit Program Flowchart in EW1 Mode (Suspend Function Enabled)





#### 30.9 Standard Serial I/O Mode

In standard serial I/O mode, a serial programmer supporting the M16C/63 Group can be used to rewrite program ROM 1, program ROM 2, and data flash while the MCU mounted on a board. Standard serial I/O mode has following modes:

- Standard serial I/O mode 1: The MCU is connected to the serial programmer by using clock synchronous serial I/O
- Standard serial I/O mode 2: The MCU is connected to the serial programmer by using 2-wire clock asynchronous serial I/O

For more information about the serial programmers, contact the serial programmer manufacturer. Refer to the user manual included with your serial programmer for instructions.

# **30.9.1** ID Code Check Function

Use the ID code check function in standard serial I/O mode. This function determines whether the ID codes sent from the serial programmer match those written in the flash memory. If the ID codes do not match, commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are FFFFFFF, ID codes are not compared, allowing all commands to be accepted. The ID codes are 7-byte data stored consecutively, starting with the first byte, at addresses 0FFFDFh, 0FFFE3h, 0FFFE3h, 0FFFE3h, 0FFFF3h, 0FFFF7h, and 0FFFFBh. The flash memory must have a program with the ID codes set in these addresses. Figure 30.24 shows ID Code Storage Addresses. The ID code of "ALERASE" in ASCII code is used for forced erase function. The ID code of "Protect" in ASCII code is used for standard serial I/O mode disable function. Table 30.17 lists Reserved Word of ID Code. All ID code storage addresses and data must match the combinations listed in Table 30.17. When the forced erase function or standard serial I/O mode disable function is not used, use another combination of ID codes.

ID Code Storage Address		Reserved word of ID Code (ASCII)				
ID Code Storag	Je Address	ALeRASE	Protect			
FFFDFh	ID1	41h (upper-case A)	50h (upper-case P)			
FFFE3h	ID2	4Ch (upper-case L)	72h (lower-case r)			
FFFEBh	ID3	65h (lower-case e)	6Fh (lower-case o)			
FFFEFh	ID4	52h (upper-case R)	74h (lower-case t)			
FFFF3h	ID5	41h (upper-case A)	65h (lower-case e)			
FFFF7h	ID6	53h (upper-case S)	63h (lower-case c)			
FFFFBh	ID7	45h (upper-case E)	74h (lower-case t)			

#### Table 30.17 Reserved Word of ID Code

All ID code storage addresses and data must match the combinations listed in Table 30.17.

		-
Address =		
0FFFDFh to 0FFFDCh	ID1	Undefined instruction vector
0FFFE3h to 0FFFE0h	ID2	Overflow vector
0FFFE7h to 0FFFE4h		BRK instruction vector
0FFFEBh to 0FFFE8h	ID3	Address match vector
0FFFEFh to 0FFFECh	ID4	Single step vector
0FFFF3h to 0FFFF0h	ID5	Watchdog timer vector
0FFFF7h to 0FFFF4h	ID6	DBC vector
0FFFFBh to 0FFFF8h	ID7	NMI vector
0FFFFFh to 0FFFFCh	OFS1	Reset vector
		4 bytes

#### Figure 30.24 ID Code Storage Addresses

# 30.9.2 Forced Erase Function

Use the forced erase function in standard serial I/O mode. When the reserved word, "ALeRASE" in ASCII code, are sent from the serial programmer as ID codes, the contents of program ROM 1 and program ROM 2 will be erased at once. However, if the ID codes stored in the ID code storage addresses are set to other than a reserved word "ALERASE" (other than the combination table listed in Table 30.17) when the ROMCP1 bit in the OFS1 address is set to 0 (ROM code protect enabled), forced erase function is ignored and ID code check is executed by ID code check function. Table 30.18 lists conditions and functions for forced erase function.

When both the ID codes sent from the serial programmer and the ID codes stored in the ID code storage addresses correspond to the reserved word "ALeRASE", program ROM 1 and program ROM 2 will be erased. However, when the serial programmer sends other than "ALeRASE", even if the ID codes stored in the ID code storage addresses are "ALeRASE", there is no ID match and any command is ignored. The flash memory cannot be operated.

	Condition		
ID code from serial	Code in ID code	ROMCP1 bit in the	Function
programmer	storage address	OFS1 address	
	ALeRASE	-	Program ROM 1 and program ROM 2
		1 (ROM code	all erase (forced erase function)
ALeRASE	Other than	protect disabled)	
	ALeRASE <sup>(1)</sup>	0 (ROM code	ID code check (ID code check function)
		protect enabled)	
	ALeRASE	_	ID code check (ID code check function.
Other than	ALENAOL		No ID match)
ALeRASE	Other than		ID code check (ID code check function)
	ALeRASE (1)	_	

#### Table 30.18 Forced Erase Function

Note:

1. For the combination of the stored addresses is "Protect", refer to 30.9.3 "Standard Serial I/O Mode Disable Function".

## 30.9.3 Standard Serial I/O Mode Disable Function

Use the standard serial I/O mode disable function in standard serial I/O mode. When the ID codes in the ID code stored addresses are set to "Protect" in ASCII code (see Table 30.17 "Reserved Word of ID Code"), the MCU does not communicate with the serial programmer. Therefore, the flash memory cannot be read, written or erased by the serial programmer. User boot mode can be selected, when the ID codes are set to "Protect".

When the ID codes are set to "Protect" and the ROMCP1 bit in the OFS1 address is set to 0 (ROM code protect enabled), ROM code protection cannot be disabled by the serial programmer. Therefore, the flash memory cannot be read, written or erased by the serial or parallel programmer.

# 30.9.4 Standard Serial I/O Mode 1

In standard serial I/O mode 1, a serial programmer is connected to the MCU by using clock synchronous serial I/O.

Pin	Name	I/O	Power Supply	Description
VCC1, VCC2, VSS	Power input		-	Apply the flash memory program and erase voltage to the VCC1 pin, and VCC2 to the VCC2 pin. The VCC application condition is that VCC2 $\leq$ VCC1. Apply 0 V to the VSS pin.
CNVSS	CNVSS	Ι	VCC1	Connect to the VCC1 pin.
RESET	Reset input	Ι	VCC1	Reset input pin.
XIN	Clock input	Ι		Input a high-level signal to the XIN pin and open the XOUT pin
XOUT	Clock output	0	VCC1	when a main clock is not used. Connect a ceramic resonator or crystal between pins XIN and XOUT when the main clock is used. To input an externally generated clock, input it to the XIN pin and open the XOUT pin.
BYTE	BYTE input	Ι	VCC1	Connect this pin to VSS or VCC1.
AVCC, AVSS	Analog power supply input			Connect the AVCC pin to VCC1 and the AVSS pin to VSS, respectively.
VREF	Reference voltage input	I		Reference voltage input pin for A/D converter.
P0_0 to P0_7	Input port P0	I	VCC2	Input a high- or low-level signal or leave open.
P1_0 to P1_7	Input port P1	Ι	VCC2	Input a high- or low-level signal or leave open.
P2_0 to P2_7	Input port P2	Ι	VCC2	Input a high- or low-level signal or leave open.
P3_0 to P3_7	Input port P3	Ι	VCC2	Input a high- or low-level signal or leave open.
P4_0 to P4_7	Input port P4	Ι	VCC2	Input a high- or low-level signal or leave open.
P5_1 to P5_4, P5_6, P5_7	Input port P5	I	VCC2	Input a high- or low-level signal or leave open.
P5_0	CE input	Ι	VCC2	Input a high-level signal.
P5_5	EPM input	Ι	VCC2	Input a low-level signal.
P6_0 to P6_3	Input port P6	Ι	VCC1	Input a high- or low-level signal or leave open.
P6_4 / RTS1	BUSY output	0	VCC1	BUSY signal output pin
P6_5/CLK1	SCLK input	I	VCC1	Serial clock input pin
P6_6 / RXD1	RXD input	I	VCC1	Serial data input pin.
P6_7 / TXD1	TXD output	0	VCC1	Serial data output pin.
P7_0 to P7_7	Input port P7	Ι	VCC1	Input a high- or low-level signal or leave open.
P8_0 to P8_7	Input port P8	Ι	VCC1	Input a high- or low-level signal or leave open.
P9_0 to P9_7	Input port P9	Ι	VCC1	Input a high- or low-level signal or leave open.
P10_0 to P10_7	Input port P10	I	VCC1	Input a high- or low-level signal or leave open.

 Table 30.19
 Pin Functions (Flash Memory Standard Serial I/O Mode 1)

Signal	Input Level
CNVSS	VCC1
EPM	VSS
RESET	$VSS \rightarrow VCC1$
CE	VCC2
SCLK	VCC1

Table 30.20	Setting of Standard Serial I/O Mode 1
-------------	---------------------------------------




Figure 30.25 Circuit Application in Standard Serial I/O Mode 1

## 30.9.5 Standard Serial I/O Mode 2

In standard serial I/O mode 2, a serial programmer is connected to the MCU by using 2-wire clock asynchronous serial I/O.

Pin	Name	I/O	Power Supply	Description
VCC1, VCC2, VSS	Power input		-	Apply the flash memory program and erase voltage to the VCC1 pin, and VCC2 to the VCC2 pin. The VCC application condition is that VCC2 $\leq$ VCC1. Apply 0 V to the VSS pin.
CNVSS	CNVSS	Ι	VCC1	Connect to the VCC1 pin.
RESET	Reset input	Ι	VCC1	Reset input pin.
XIN Clock input		Ι	VCC1	Connect a ceramic resonator or crystal between pins XIN and
XOUT Clock output		0	VCC1	XOUT when the main clock is used. To input an externally generated clock, input it to the XIN pin and open the XOUT pin.
BYTE	BYTE input	Ι	VCC1	Connect this pin to VSS or VCC1.
AVCC, AVSS Analog power supply input				Connect the AVCC pin to VCC1 and the AVSS pin to VSS, respectively.
VREF Reference voltage input		I		Reference voltage input pin for A/D converter.
P0_0 to P0_7	Input port P0	Ι	VCC2	Input a high- or low-level signal or leave open.
P1_0 to P1_7	Input port P1	Ι	VCC2	Input a high- or low-level signal or leave open.
P2_0 to P2_7	Input port P2	Ι	VCC2	Input a high- or low-level signal or leave open.
P3_0 to P3_7	Input port P3	Ι	VCC2	Input a high- or low-level signal or leave open.
P4_0 to P4_7	Input port P4	Ι	VCC2	Input a high- or low-level signal or leave open.
P5_1 to P5_4, P5_6, P5_7 Input port P5		I	VCC2	Input a high- or low-level signal or leave open.
P5_0	CE input	Ι	VCC2	Input a high-level signal.
P5_5	EPM input	Ι	VCC2	Input a low-level signal.
P6_0 to P6_3	Input port P6	I	VCC1	Input a high- or low-level signal or leave open.
P6_4 / RTS1	BUSY output	0	VCC1	Monitor signal output pin for checking the boot program operation.
P6_5/CLK1	SCLK input	Ι	VCC1	Input a low-level signal
P6_6 / RXD1	RXD input	Ι	VCC1	Serial data input pin.
P6_7 / TXD1	TXD output	0	VCC1	Serial data output pin.
P7_0 to P7_7 Input port P7		Ι	VCC1	Input a high- or low-level signal or leave open.
P8_0 to P8_7 Input port P8		I	VCC1	Input a high- or low-level signal or leave open.
P9_0 to P9_7 Input port P9		Ι	VCC1	Input a high- or low-level signal or leave open.
P10_0 to P10_7 Input port P10		I	VCC1	Input a high- or low-level signal or leave open.

 Table 30.21
 Pin Functions (Flash Memory Standard Serial I/O Mode 2)

Signal	Input Level
CNVSS	VCC1
EPM	VSS
RESET	$VSS \rightarrow VCC1$
CE	VCC2
P6_5/CLK1	VSS




Figure 30.26 Circuit Application in Standard Serial I/O Mode 2

#### 30.10 Parallel I/O Mode

In parallel I/O mode, program ROM 1, program ROM 2, and data flash can be rewritten using a parallel programmer supporting the M16C/63 Group. Contact the parallel programmer manufacturer for more information. Refer to the user manual included with your parallel programmer for instructions.

#### 30.10.1 ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel I/O mode. Refer to 30.4.1 "Optional Function Select Address 1 (OFS1)". The OFS1 address is located in block 0 in program ROM 1.

The ROM code protect function is enabled when the ROMCP1 bit is set to 0.

To cancel ROM code protect, erase block 0 including the OFS1 address using standard serial I/O mode or CPU rewrite mode.

#### 30.11 Notes on Flash Memory

#### 30.11.1 Functions to Prevent Flash Memory from Being Rewritten

Addresses 0FFFDFh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh store ID codes. When the wrong data is written to these addresses, the flash memory cannot be read or written to in standard serial I/O mode.

0FFFFh is OFS1 address. When the wrong data is written to this address, the flash memory cannot be read or written to in parallel I/O mode.

These addresses correspond to the vector address (H) in fixed vector.

#### 30.11.2 Reading Data Flash

When 1.8 V  $\leq$  VCC1  $\leq$  3.0 V, one wait must be inserted to execute the program on the data flash and read the data. Set the PM17 in the PM1 register or FMR17 bit in the FMR1 register to insert one wait.

#### 30.11.3 CPU Rewrite Mode

#### 30.11.3.1 Operating Speed

Set a CPU clock frequency of 10 MHz or less by the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register before entering CPU rewrite mode (EW0 or EW1 mode). Also, set the PM17 bit in the PM1 register to 1 (wait state).

#### 30.11.3.2 CPU Rewrite Mode Select

Change FMR01 bit in the FMR0 register, FMR11 bit in the FMR1 register, and FMR60 bit in the FMR6 register while in the following state:

- PM24 bit in the PM2 register is 0 (NMI interrupt disabled).
- High is input to the  $\overline{\text{NMI}}$  pin.

#### 30.11.3.3 Prohibited Instructions

Do not use the following instructions in EW0 mode: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

#### 30.11.3.4 Interrupts (EW0 Mode and EW1 Mode)

- Do not use an address match interrupt during command execution because the address match interrupt vector is located in ROM.
- Do not use a non-maskable interrupt during block 0 erase because fixed vector is located in block 0.

#### 30.11.3.5 Rewrite (EW0 Mode)

If the power supply voltage drops while rewriting the block where the rewrite control program is stored, the rewrite control program is not correctly rewritten. This may prevent the flash memory from being rewritten. If this error occurs, use standard serial I/O mode or parallel I/O mode for rewriting.

#### 30.11.3.6 Rewrite (EW1 Mode)

Do not rewrite any blocks in which the rewrite control program is stored.

#### 30.11.3.7 DMA transfer

In EW1 mode, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to 0 (auto programming or auto erasing).

#### 30.11.3.8 Wait Mode

To enter wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

#### 30.11.3.9 Stop Mode

To enter stop mode, set the FMR01 bit to 0 (CPU rewrite mode disabled), and then disable DMA transfer before setting the CM10 bit in the CM 1 register to 1 (stop mode).

#### 30.11.3.10 Software Command

Observe the notes below when using the following commands.

- Program
- Block erase
- Lock bit program
- Read lock bit status
- Block blank check
- (a) The FMR00 bit in the FMR0 register indicates the status while executing these commands. Do not execute other commands while the FMR00 bit is 0 (busy).
- (b) Do not execute these commands while the CM05 bit in the CM0 register is 1 (main clock stops).
- (c) After executing the program, block erase, or lock bit program command, perform a full status check per one command (i.e. do not perform a single full status check after multiple commands are executed).
- (d) Do not execute the program, block erase, lock bit program, or block blank check command when either or both bits FMR06 and FMR07 in the FMR0 register are 1 (completed in error).

#### 30.11.3.11 PM13 Bit

The PM13 bit in the PM1 register becomes 1 while the FMR01 bit in the FMR0 register is 1 (CPU rewrite mode enabled). The PM13 bit returns to the former value by setting the FMR01 bit to 0 (CPU rewrite mode disabled). When the PM13 bit is changed during CPU rewrite mode, the value of the PM13 bit after being changed is not reflected until the FMR01 bit is set to 0.

#### 30.11.3.12 Area Where the Rewrite Control Program is Executed

Bits PM10 and PM13 in the PM1 register become 1 in CPU rewrite mode. Execute the rewrite program in internal RAM or an external area which can be used when both bits PM10 and PM13 are 1. Do not use the area (40000h to BFFFFh) where accessible space is expanded when the PM13 bit is 0 and 4-MB mode is set.

#### 30.11.3.13 Program and Erase Cycles and Execution Time

Execution time of the program, block erase, and lock bit program commands becomes longer as the number of programming and erasing increases.

#### 30.11.3.14 Suspending the Auto-Erase and Auto-Program Operations

When the program, block erase, and lock bit program commands are suspended, the blocks for those commands must be erased. Execute the program and lock bit program commands again after erasing.

Those commands are suspended by the following reset or interrupts:

Reset

• NMI, watchdog timer, oscillation stop/restart detect, voltage monitor 1, and voltage monitor 2 interrupts.

#### 30.11.4 User Boot Mode

#### 30.11.4.1 Location of User Boot Mode Program

Allocate a program which is invoked and executed in user boot mode only in program ROM 2 (do not execute the program which is allocated in data flash or program ROM 1 in user boot mode).

#### 30.11.4.2 Entering User Boot Mode After Standard Serial I/O Mode

To use user boot mode after standard serial I/O mode, turn off the power when exiting standard serial I/O mode, and then turn on the power again (cold start). The MCU enters user boot mode under the right conditions.

# **31. Electrical Characteristics**

# 31.1 Electrical Characteristics (Common to 1.8 V, 3 V, and 5 V)

# 31.1.1 Absolute Maximum Rating

#### Table 31.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
V <sub>CC1</sub>	Supply voltage	1	$V_{CC1} = AV_{CC}$	-0.3 to 6.5	V
V <sub>CC2</sub>	Supply voltage		$V_{CC1} = AV_{CC}$	-0.3 to V <sub>CC1</sub> + 0.1 <sup>(1)</sup>	V
AV <sub>CC</sub>	Analog supply	voltage	$V_{CC1} = AV_{CC}$	-0.3 to 6.5	V
V <sub>REF</sub>	Analog referen	ce voltage	$V_{CC1} = AV_{CC}$	-0.3 to V <sub>CC1</sub> + 0.1 <sup>(1)</sup>	V
VI	Input voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN		-0.3 to V <sub>CC1</sub> + 0.3 <sup>(1)</sup>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7		-0.3 to V <sub>CC2</sub> + 0.3 <sup>(1)</sup>	V
		P7_0, P7_1, P8_5		-0.3 to 6.5	V
V <sub>O</sub>	Output voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 XOUT		-0.3 to V <sub>CC1</sub> + 0.3 <sup>(1)</sup>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7		-0.3 to V <sub>CC2</sub> + 0.3 <sup>(1)</sup>	V
		P7_0, P7_1, P8_5		-0.3 to 6.5	V
P <sub>d</sub>	Power consum	ption	–40°C < T <sub>opr</sub> ≤ 85°C	300	mW
T <sub>opr</sub>	Operating	When the MCU is operating		-20 to 85/-40 to 85	°C
	temperature	Flash program erase		-20 to 85/-40 to 85	
T <sub>stg</sub>	Storage tempe	rature		-65 to 150	°C

Note:

1. Maximum value is 6.5 V.

# 31.1.2 Recommended Operating Conditions

## Table 31.2 Recommended Operating Conditions (1/4)

 $V_{CC1} = V_{CC2} = 1.8$  to 5.5 V at  $T_{opr} = -20$  to 85°C/-40 to 85°C unless otherwise specified.

Symbol		Deverseter		S	Standard		Unit
Symbol		Parameter		Min.	Тур.	Max.	Unit
V <sub>CC1</sub>	Supply volta	age	$V_{CC1} \geq V_{CC2}$	2.7		5.5	V
			$V_{CC1} = V_{CC2}$	1.8		5.5	V
V <sub>CC2</sub>	Supply volta	age	$V_{CC1} \ge 2.7$	2.7		V <sub>CC1</sub>	V
			V <sub>CC1</sub> < 2.7		V <sub>CC1</sub>		V
AV <sub>CC</sub>	Analog sup	ply voltage	<u>_</u>		V <sub>CC1</sub>		V
V <sub>SS</sub>	Supply volta	age			0		V
AV <sub>SS</sub>	Analog sup	ply voltage			0		V
V <sub>IH</sub>	High input	P3_1 to P3_7, P4_0 to P4_7,	$2.7 \text{ V} \le \text{V}_{CC1} \le 5.5 \text{ V}$	0.8V <sub>CC2</sub>		V <sub>CC2</sub>	V
	voltage	P5_0 to P5_7	$1.8 \text{ V} \le \text{V}_{\text{CC1}} < 2.7 \text{ V}$	0.85V <sub>CC2</sub>		V <sub>CC2</sub>	V
		P0_0 to P0_7, P1_0 to P1_7,	$2.7 \text{ V} \le \text{V}_{\text{CC1}} \le 5.5 \text{ V}$	0.8V <sub>CC2</sub>		V <sub>CC2</sub>	V
	P2_0 to P2_7, P3_0 (in single-chip mode) P0_0 to P0_7, P1_0 to P1_7,	$1.8 \text{ V} \le \text{V}_{\text{CC1}} < 2.7 \text{ V}$	0.85V <sub>CC2</sub>		V <sub>CC2</sub>	V	
		$2.7~V \leq V_{CC1} \leq 5.5~V$	0.5V <sub>CC2</sub>		V <sub>CC2</sub>	V	
		P2_0 to P2_7, P3_0 (data input in memory expansion and microprocessor modes)	$1.8 \text{ V} \le \text{V}_{\text{CC1}} < 2.7 \text{ V}$	0.55V <sub>CC2</sub>		V <sub>CC2</sub>	V
		P6_0 to P6_7, P7_2 to P7_7,	$2.7 \text{ V} \le \text{V}_{\text{CC1}} \le 5.5 \text{ V}$	0.8V <sub>CC1</sub>		V <sub>CC1</sub>	V
		P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	$1.8 \text{ V} \le \text{V}_{\text{CC1}} < 2.7 \text{ V}$	0.85V <sub>CC1</sub>		V <sub>CC1</sub>	V
		P7_0, P7_1, P8_5	$2.7~V \leq V_{CC1} \leq 5.5~V$	0.8V <sub>CC1</sub>		6.5	V
			$1.8 \text{ V} \le \text{V}_{\text{CC1}} < 2.7 \text{ V}$	0.85V <sub>CC1</sub>		6.5	V
V <sub>IL</sub>	Low input	P3_1 to P3_7, P4_0 to P4_7, P5_	0 to P5_7	0		0.2V <sub>CC2</sub>	V
	voltage P0_0 to P0_7, P1_0 to P1_7, P2_0 (in single-chip mode)	0 to P2_7, P3_0	0		0.2V <sub>CC2</sub>	V	
		P0_0 to P0_7, P1_0 to P1_7, P2_ (data input in memory expansion a mode)		0		0.16V <sub>CC2</sub>	V
		P6_0 to P6_7, P7_0 to P7_7, P8_ P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE	0 to P8_7,	0		0.2V <sub>CC1</sub>	V

# Table 31.3 Recommended Operating Conditions (2/4)

 $V_{CC1} = V_{CC2} = 1.8$  to 5.5 V at  $T_{opr} = -20$  to  $85^{\circ}C/-40$  to  $85^{\circ}C$  unless otherwise specified.

Symbol		Parameter			Standard		Unit
Symbol			Falameter	Min.	Тур.	Max.	
I <sub>OH(sum)</sub>	High peak output current	$V_{CC1}, V_{CC2}$ $\geq 2.7 V$	Sum of I <sub>OH(peak)</sub> at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7			-40.0	mA
	(100-pin package)		Sum of I <sub>OH(peak)</sub> at P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7			-40.0	mA
			Sum of I <sub>OH(peak)</sub> at P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4			-40.0	mA
			Sum of I <sub>OH(peak)</sub> at P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			-40.0	mA
		V <sub>CC1</sub> , V <sub>CC2</sub> < 2.7 V	Sum of I <sub>OH(peak)</sub> at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7			-5.0	mA
			Sum of I <sub>OH(peak)</sub> at P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7			-5.0	mA
			Sum of I <sub>OH(peak)</sub> at P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4			-5.0	mA
			Sum of I <sub>OH(peak)</sub> at P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			-5.0	mA
	High peak output	$V_{CC1}, V_{CC2}$ $\geq 2.7 \text{ V}$	Sum of all ports			-80.0	mA
	current (80-pin package)	V <sub>CC1</sub> , V <sub>CC2</sub> < 2.7 V	Sum of all ports			-10.0	mA
I <sub>OH(peak)</sub>	High peak output current	V <sub>CC1</sub> , V <sub>CC2</sub> ≥ 2.7 V	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			-10.0	mA
		V <sub>CC1</sub> , V <sub>CC2</sub> < 2.7 V	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			-1.0	mA
I <sub>OH(avg)</sub>	High average output current <sup>(1)</sup>	V <sub>CC1</sub> , V <sub>CC2</sub> ≥ 2.7 V	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			-5.0	mA
		V <sub>CC1</sub> , V <sub>CC2</sub> < 2.7 V	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			-0.5	mA

Note:

1. The average output current is the mean value within 100 ms.

#### Table 31.4 Recommended Operating Conditions (3/4)

 $V_{CC1} = V_{CC2} = 1.8$  to 5.5 V at  $T_{opr} = -20$  to 85°C/-40 to 85°C unless otherwise specified.

Symbol	Parameter		Parameter		Standard		Unit
Symbol			Falameter	Min.	Тур.	Max.	Unit
I <sub>OL(sum)</sub>	Low peak output current	V <sub>CC1</sub> , V <sub>CC2</sub> ≥ 2.7 V	Sum of I <sub>OL(peak)</sub> at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			80.0	mA
	(100-pin package)		Sum of I <sub>OL(peak)</sub> at P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_5			80.0	mA
		V <sub>CC1</sub> , V <sub>CC2</sub> < 2.7 V	Sum of I <sub>OL(peak)</sub> at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			10.0	mA
			Sum of I <sub>OL(peak)</sub> at P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_5			10.0	mA
	Low peak output	$V_{CC1}, V_{CC2}$ $\geq 2.7 V$	Sum of all ports			80.0	mA
	current (80-pin package)	V <sub>CC1</sub> , V <sub>CC2</sub> < 2.7 V	Sum of all ports			10.0	mA
I <sub>OL(peak)</sub>	Low peak output current	V <sub>CC1</sub> , V <sub>CC2</sub> ≥ 2.7	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7			10.0	mA
		V <sub>CC1</sub> , V <sub>CC2</sub> < 2.7 V	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7			1.0	mA
I <sub>OL(avg)</sub>	Low average output current <sup>(1)</sup>	V <sub>CC1</sub> , V <sub>CC2</sub> ≥ 2.7 V	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7			5.0	mA
		V <sub>CC1</sub> , V <sub>CC2</sub> < 2.7 V	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7			0.5	mA
f <sub>(XIN)</sub>	Main clock		$2.7 \text{ V} \leq \text{V}_{\text{CC1}} \leq 5.5 \text{ V}$	1		20	MHz
	oscillation	requency	$1.8 \text{ V} \le \text{V}_{\text{CC1}} < 2.7 \text{ V}$	1		10	MHz
f <sub>(XCIN)</sub>	Sub clock of	oscillation fre	quency		32.768		kHz
f <sub>(BCLK)</sub>	CPU opera	tion clock	$2.7 \text{ V} \leq \text{V}_{CC1} \leq 5.5 \text{ V}$			20	MHz
			$1.8 \text{ V} \le \text{V}_{\text{CC1}} < 2.7 \text{ V}$			(Note 2)	MHz

Notes: 1. The average output current is the mean value within 100 ms.

2. Calculated by the following equation according to  $V_{CC1}$ : 16.67 ×  $V_{CC1}$  – 25 [MHz] See Figure 31.1 "Relation between  $f_{(BCLK)}$  and  $V_{CC1}$  "




Figure 31.1 Relation between  $f_{(BCLK)}$  and  $V_{CC1}$ 

#### Table 31.5 Recommended Operating Conditions (4/4)<sup>(1)</sup>

 $V_{CC1}$  = 1.8 to 5.5 V,  $V_{SS}$  = 0 V, and  $T_{opr}$  = -20 to 85°C/-40 to 85°C unless otherwise specified. The ripple voltage must not excess  $V_{r(VCC1)}$  and/or  $dV_{r(VCC1)}/dt$ .

Symbol	Parameter			Standard		Unit
Symbol			Min.	Тур.	Max.	Onit
V <sub>r(VCC1)</sub>	Allowable ripple voltage	V <sub>CC1</sub> = 5.0 V			0.5	Vp-р
		V <sub>CC1</sub> = 3.0 V			0.3	Vр-р
		V <sub>CC1</sub> = 2.0 V			0.2	Vp-р
dV <sub>r(VCC1)</sub> /dt	Ripple voltage falling gradient	V <sub>CC1</sub> = 5.0 V			0.3	V/ms
		V <sub>CC1</sub> = 3.0 V			0.3	V/ms
		V <sub>CC1</sub> = 2.0 V			0.3	V/ms

Note:

#### 1. The device is operationally guaranteed under these operating conditions.




Figure 31.2 Ripple Waveform

## 31.1.3 A/D Conversion Characteristics

#### Table 31.6 A/D Conversion Characteristics (1/2) <sup>(1)</sup>

 $AV_{CC} = V_{CC1} = V_{CC2} = V_{REF} = 1.8$  to 5.5 V,  $V_{SS} = AV_{SS} = 0$  V at  $T_{opr} = -20$  to  $85^{\circ}C/-40$  to  $85^{\circ}C$  unless otherwise specified.

Symbol	Parameter		М	easuring Condition		Standard		Unit
- )				ç	Min.	Тур.	Max.	
- I <sub>NL</sub>	Resolution Integral non-linearity error	10bit		$V_{CC1} = V_{CC2} = V_{REF}$ AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input,			10 ±3	Bits LSB
			V <sub>CC1</sub> = 3.3 V	ANEX0, ANEX1 input (Note 2) AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
			V <sub>CC1</sub> = 3.0 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
			2.2 V <sup>(3)</sup>	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input (Note 2)			±6	LSB
			V <sub>CC1</sub> = 1.8 V <sup>(3)</sup>	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input (Note 2)			±6	LSB
-	Absolute accuracy	10bit	V <sub>CC1</sub> = 5.0 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
			V <sub>CC1</sub> = 3.3 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
			V <sub>CC1</sub> = 3.0 V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input (Note 2)			±3	LSB
				AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input (Note 2)			±6	LSB
			V <sub>CC1</sub> = 1.8 V <sup>(3)</sup>	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input (Note 2)			±6	LSB

Notes:

1. Use when  $AV_{CC} = V_{CC1}$ .

2. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input ports and connect them to  $V_{SS}$ . See Figure 31.3 "A/D Accuracy Measure Circuit".

3. PUMPON bit in the ADCON1 register is 1 (Voltage multiplier ON)




Figure 31.3 A/D Accuracy Measure Circuit

#### Table 31.7 A/D Conversion Characteristics (2/2) <sup>(1)</sup>

 $AV_{CC} = V_{CC1} = V_{CC2} = V_{REF} = 1.8$  to 5.5 V,  $V_{SS} = AV_{SS} = 0$  V at  $T_{opr} = -20$  to 85°C/-40 to 85°C unless otherwise specified.

Symbol	Parameter	Measuring Condition		Unit		
Symbol		Measuring Condition	Min.	Тур.	Max.	Onit
φAD	A/D operating clock frequency	$4.0~\text{V} \leq \text{V}_{\text{REF}} \leq \text{AV}_{\text{CC}} \leq 5.5~\text{V}$	2		20	MHz
		$3.2~\text{V} \leq \text{V}_{\text{REF}} \leq \text{AV}_{\text{CC}} \leq 5.5~\text{V}$	2		16	MHz
		$3.0~\text{V} \leq \text{V}_{\text{REF}} \leq \text{AV}_{\text{CC}} \leq 5.5~\text{V}$	2		10	MHz
		$1.8~\text{V} \leq \text{V}_{\text{REF}} \leq \text{AV}_{\text{CC}} \leq 5.5~\text{V}$	2		5	MHz
-	Tolerance level impedance			3		kΩ
D <sub>NL</sub>	Differential non-linearity error	(4)			±1	LSB
-	Offset error	(4)			±3	LSB
-	Gain error	(4)			±3	LSB
t <sub>CONV</sub>	10-bit conversion time	V <sub>CC1</sub> = 5 V, $\phi$ AD = 20 MHz	2.15			μS
t <sub>SAMP</sub>	Sampling time		0.75			μS
V <sub>REF</sub>	Reference voltage		1.8		AV <sub>CC</sub>	V
V <sub>IA</sub>	Analog input voltage <sup>(2), (3)</sup>		0		$V_{REF}$	V

Notes:

1. Use when  $AV_{CC} = V_{CC1} = V_{CC2}$ .

2. Do not use A/D converter when  $V_{CC1} > V_{CC2}. \label{eq:cc1}$ 

3. When analog input voltage is over reference voltage, the result of A/D conversion is 3FFh.

4. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input ports and connect them to V<sub>SS</sub>. See Figure 31.3 "A/D Accuracy Measure Circuit".

# 31.1.4 D/A Conversion Characteristics

#### Table 31.8 D/A Conversion Characteristics

 $V_{CC1} = AV_{CC} = V_{REF} = 3.0$  to 5.5 V,  $V_{SS} = AV_{SS} = 0$  V at  $T_{opr} = -20$  to 85°C/-40 to 85°C unless otherwise specified.

Symbol	Parameter	Measuring Condition		Unit		
Symbol		Measuring Condition	Min.	Тур.	Max.	Onit
-	Resolution				8	Bits
-	Absolute Accuracy				2.5	LSB
t <sub>SU</sub>	Setup Time				3	μS
R <sub>O</sub>	Output Resistance		5	6	8.2	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	See Notes 1 and 2			1.5	mA

Notes:

1. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to 00h.

 The current consumption of the A/D converter is not included. Also, the I<sub>VREF</sub> of the D/A converter will flow even if the ADSTBY bit in the ADCON1 register is 0 (A/D operation stopped (standby)).

# 31.1.5 Flash Memory Electrical Characteristics

#### Table 31.9 CPU Clock When Operating Flash Memory (f<sub>(BCLK)</sub>)

 $V_{CC1}$  = 1.8 to 5.5 V,  $T_{opr}$  = -20 to 85°C/-40 to 85°C unless otherwise specified.

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Min. Typ.		Onit
-	CPU rewrite mode				10 (1)	MHz
f(SLOW_R)	Slow read mode				5	MHz
-	Low current consumption read mode			fC(32.768)	35	kHz
-	Data flash read	$3.0 \text{ V} < \text{V}_{\text{CC1}} \le 5.5 \text{ V}$			20 (2)	MHz

Notes:

1. Set the PM17 bit in the PM1 register to 1 (one wait).

2. When the frequency is  $1.8 \le V_{CC1} \le 3.0$  V, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in the PM1 register to 1 (one wait)

#### Table 31.10 Flash Memory (Program ROM 1, 2) Electrical Characteristics

V<sub>CC1</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = 0 to 60°C (option: -40°C to 85°C), unless otherwise specified.

Symbol	Parameter	Conditions		Stand	ard	Unit
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program and erase cycles (1), (3), (4)	$V_{CC1} = 3.3 \text{ V}, \text{ T}_{opr} = 25^{\circ}\text{C}$	1,000 (2)			times
-	Two words program time	V <sub>CC1</sub> = 3.3 V, T <sub>opr</sub> = 25°C		150	4000	μS
-	Lock bit program time	V <sub>CC1</sub> = 3.3 V, T <sub>opr</sub> = 25°C		70	3000	μs
-	Block erase time	V <sub>CC1</sub> = 3.3 V, T <sub>opr</sub> = 25°C		0.2	3.0	S
t <sub>d(SR-SUS)</sub>	Time delay from suspend request until suspend				5 + CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0			μs
-	Suspend interval necessary for auto-erasure to complete <sup>(7)</sup>		20			ms
-	Time from suspend until erase restart				30 + CPU clock × 1 cycle	μs
-	Program, erase voltage		2.7		5.5	V
-	Read voltage		2.7		5.5	V
-	Program, erase temperature		0		60	°C
t <sub>PS</sub>	Flash Memory Circuit Stabilization V	Vait Time			50	μs
-	Data hold time <sup>(6)</sup>	Ambient temperature = 55°C	20			year

Notes:

1. Definition of program and erase cycles:

The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n (n = 1,000), each block can be erased n times. For example, if a 64 Kbyte block is erased after writing two word data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).

2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.

7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the erase sequence cannot be completed.

#### Table 31.11 Flash Memory (Data Flash) Electrical Characteristics

 $V_{CC1} = 2.7$  to 5.5 V at  $T_{opr} = -20$  to 85°C/-40 to 85°C, unless otherwise specified.

Symbol	Parameter	Conditions		Stand	lard	Unit
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program and erase cycles <sup>(1), (3), (4)</sup>	V <sub>CC1</sub> = 3.3 V, T <sub>opr</sub> = 25°C	10,000 (2)			times
-	Two words program time	$V_{CC1} = 3.3 \text{ V}, \text{ T}_{opr} = 25^{\circ}\text{C}$		300	4000	μS
-	Lock bit program time	$V_{CC1} = 3.3 \text{ V}, \text{ T}_{opr} = 25^{\circ}\text{C}$		140	3000	μS
-	Block erase time	$V_{CC1} = 3.3 \text{ V}, \text{ T}_{opr} = 25^{\circ}\text{C}$		0.2	3.0	S
t <sub>d(SR-SUS)</sub>	Time delay from suspend request until suspend				5 + CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0			μs
-	Suspend interval necessary for auto-erasure to complete <sup>(7)</sup>		20			ms
-	Time from suspend until erase restart				30 + CPU clock × 1 cycle	μs
-	Program, erase voltage		2.7		5.5	V
-	Read voltage		2.7		5.5	V
-	Program, erase temperature		-20/-40		85	°C
t <sub>PS</sub>	Flash Memory Circuit Stabilization W	/ait Time			50	μS
-	Data hold time <sup>(6)</sup>	Ambient temperature = 55 °C	20			year

Notes:

1. Definition of program and erase cycles

The program and erase cycles refer to the number of per-block erasures.

If the program and erase cycles are n (n = 10,000), each block can be erased n times.

For example, if a 4 Kbyte block is erased after writing two word data 1,024 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).

2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the erasure cycles between blocks A and B can further reduce the actual erasure cycles. It is also advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.

7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the erase sequence cannot be completed.

## 31.1.6 Voltage Detector and Power Supply Circuit Electrical Characteristics

#### Table 31.12 Voltage Detector 0 Electrical Characteristics

The measurement condition is  $V_{CC1}$  = 1.8 to 5.5 V,  $T_{opr}$  = -20 to 85°C/-40 to 85°C, unless otherwise specified.

Symbol	Parameter	Condition		b	Unit	
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
V <sub>det0</sub>	Voltage detection level Vdet0_0 <sup>(1)</sup>	When V <sub>CC1</sub> is falling.	1.80	1.90	2.10	V
	Voltage detection level Vdet0_2 <sup>(1)</sup>	When V <sub>CC1</sub> is falling.	2.70	2.85	3.00	V
-	Voltage detector 0 response time <sup>(3)</sup>	When V <sub>CC1</sub> falls from 5 V to (Vdet0_0 - 0.1) V			200	μs
-	Voltage detector self power consumption	VC25 = 1, V <sub>CC1</sub> = 5.0 V		1.5		μA
t <sub>d(E-A)</sub>	Waiting time until voltage detector operation starts <sup>(2)</sup>				100	μs

Notes:

1. Select the voltage detection level with the VDSEL1 bit in the OFS1 address.

 Necessary time until the voltage detector operates when setting to 1 again after setting the VC25 bit in the VCR2 register to 0.

3. Time from when passing the  $V_{det0}$  until when a voltage monitor 0 reset is generated.

#### Table 31.13 Voltage Detector 1 Electrical Characteristics

The measurement condition is  $V_{CC1}$  = 1.8 to 5.5 V,  $T_{opr}$  = -20 to 85°C/-40 to 85°C, unless otherwise specified.

Symbol	Parameter	Condition		b	Unit	
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
V <sub>det1</sub>	Voltage detection level Vdet1_0 <sup>(1)</sup>	When V <sub>CC1</sub> is falling.	1.90	2.20	2.50	V
	Voltage detection level Vdet1_6 <sup>(1)</sup>	When V <sub>CC1</sub> is falling.	2.80	3.10	3.40	V
	Voltage detection level Vdet1_B <sup>(1)</sup>	When V <sub>CC1</sub> is falling.	3.55	3.85	4.15	V
	Voltage detection level Vdet1_F (1)	When V <sub>CC1</sub> is falling.	4.15	4.45	4.75	V
-	Hysteresis width at the rising of $V_{CC1}$ in voltage	When selecting Vdet1_0		0.10		V
	detector 1	When selecting Vdet1_6 to Vdet1_F		0.15		V
-	Voltage detector 1 response time <sup>(3)</sup>	When V <sub>CC1</sub> falls from 5 V to (Vdet1_0 - 0.1) V			200	μs
-	Voltage detector self power consumption	VC26 = 1, V <sub>CC1</sub> = 5.0 V		1.7		μA
t <sub>d(E-A)</sub>	Waiting time until voltage detector operation starts <sup>(2)</sup>				100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

2. Necessary time until the voltage detector operates when setting to 1 again after setting the VC26 bit in the VCR2 register to 0.

3. Time from when passing the  $V_{det1}$  until when a voltage monitor 1 reset is generated.

#### Table 31.14 Voltage Detector 2 Electrical Characteristics

The measurement condition is  $V_{CC1}$  = 1.8 to 5.5 V,  $T_{opr}$  = -20 to 85°C/-40 to 85°C, unless otherwise specified.

Symbol	Parameter	Condition		d	Unit	
Symbol	i arameter	Condition	Min.	Тур.	Max.	Onit
V <sub>det2</sub>	Voltage detection level Vdet2_0	When V <sub>CC1</sub> is falling	3.70	4.00	4.30	V
-	Hysteresis width at the rising of V <sub>CC1</sub> in voltage detector 2			0.15		V
-	Voltage detector 2 response time <sup>(2)</sup>	When V <sub>CC1</sub> falls from 5 V to (Vdet2_0 - 0.1) V			200	μS
-	Voltage detector self power consumption	$VC27 = 1, V_{CC1} = 5.0 V$		1.7		μΑ
t <sub>d(E-A)</sub>	Waiting time until voltage detector operation starts <sup>(1)</sup>				100	μS

Notes:

1. Necessary time until the voltage detector operates after setting to 1 again after setting the VC27 bit in the VCR2 register to 0.

2. Time from when passing the V<sub>det2</sub> until when a voltage monitor 2 reset is generated.


#### Table 31.15 Power-On Reset Circuit

The measurement condition is  $V_{CC1}$  = 2.0 to 5.5 V,  $T_{opr}$  = -20 to 85°C/ -40 to 85°C, unless otherwise specified.

Symbol	Parameter	Condition	e,	Unit			
Cymbol		Condition	Min.	Тур.	Max.	Onit	
V <sub>por1</sub>	Voltage at which power-on reset enabled <sup>(1)</sup>				0.1	V	
t <sub>rth</sub>	External power V <sub>CC1</sub> rise gradient		2.0		50000	mV/ms	

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS1 address to 0.



- V<sub>det0</sub> indicates the voltage detection level of the voltage detection 0 circuit. Refer to 7. "Voltage Detector" for details.
   When unicates are used held the external neuronal (see the level) (see the level).
- 2. When using power-on reset, hold the external power  $V_{CC1}$  at or below  $V_{por1}$  during  $t_{w(por)}$ , and then turn it on.  $t_{w(por)}$  is 30 s or more when -20°C  $\leq T_{opr} \leq 85$ °C, and 3000 s or more when -40°C  $\leq T_{opr} < -20$ °C.

Figure 31.4 Power-On Reset Circuit Electrical Characteristics

#### Table 31.16 Power Supply Circuit Timing Characteristics

The measurement condition is  $V_{CC1}$  = 1.8 to 5.5 V and  $T_{opr}$  = 25°C, unless otherwise specified.

Symbol	Parameter	Condition	00	Unit		
Symbol	r arameter	Condition	Min.	Тур.	Max.	Onit
t <sub>d(P-R)</sub>	Internal power supply stability time when power is on <sup>(1)</sup>				5	ms
t <sub>d(R-S)</sub>	STOP release time				150	μs
t <sub>d(W-S)</sub>	Low power mode wait mode release time				150	μS

Note:

1. Waiting time until the internal power supply generator stabilizes when power is on.




Figure 31.5 Power Supply Circuit Timing Diagram

# 31.1.7 Oscillation Circuit Electrical Characteristics

#### Table 31.17 40 MHz On-Chip Oscillator Circuit Electrical Characteristics

 $V_{CC1}$  = 1.8 to 5.5 V,  $T_{opr}$  = -20 to 85°C/-40 to 85°C, unless otherwise specified.

Symbol	Parameter	Condition	5	Unit		
Symbol		Condition	Min.	Тур.	Max.	Unit
f <sub>OCO40M</sub>		Average frequency in a 10 ms period 2.7 V $\leq$ V_{CC1} < 5.5 V	36	40	44	MHz
		Average frequency in a 10 ms period 1.8 V $\leq$ V <sub>CC1</sub> < 2.7 V	30	40	50	MHz
tsu(f <sub>OCO40M</sub> )	Wait time until 40 MHz on-chip oscillator stabilizes				2	ms

Note:

1. This indicates the precision error for the oscillation frequency of the 40 MHz on-chip oscillator.

#### Table 31.18 125 kHz On-Chip Oscillator Circuit Electrical Characteristics

 $V_{CC1}$  = 1.8 to 5.5 V,  $T_{opr}$  = -20 to 85°C/-40 to 85°C, unless otherwise specified.

Symbol	Parameter Condition	Condition	00	Unit		
Symbol		Condition	Min.	Тур.	Max.	
f <sub>oco-s</sub>	125 kHz on-chip oscillator frequency	Average frequency in a 10 ms period	100	125	150	kHz
tsu(f <sub>OCO-S</sub> )	Wait time until 125 kHz on-chip oscillator stabilizes				20	μs

# 31.2 Electrical Characteristics ( $V_{CC1} = V_{CC2} = 5 V$ )

## 31.2.1 Electrical Characteristics

# $V_{CC1} = V_{CC2} = 5 V$

#### Table 31.19 Electrical Characteristics (1) <sup>(1)</sup>

		20 + 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =	20 MUz unless otherwise energified
$V_{CC1} = V_{CC2} = 4.2 \mid 0 \mid 0.0$	/ V. Voo = U V di I om = -		= 20 MHz unless otherwise specified.
	-,		

Symbol			Parameter		Measuring	Star	ndard		Unit
Symbol			Falametei		Condition	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	High output voltage	_	_ · _	P7_7, P8_0 to P8_4, P9_7, P10_0 to P10_7	I <sub>OH</sub> = -5 mA	V <sub>CC1</sub> – 2.0		V <sub>CC1</sub>	V
		_	_ · _	P1_7, P2_0 to P2_7, P4_7, P5_0 to P5_7	I <sub>OH</sub> = -5 mA	V <sub>CC2</sub> - 2.0		V <sub>CC2</sub>	
V <sub>OH</sub>	High output voltage			P7_7, P8_0 to P8_4, P9_7, P10_0 to P10_7	I <sub>OH</sub> = -200 μA	V <sub>CC1</sub> - 0.3		V <sub>CC1</sub>	V
			P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7		I <sub>OH</sub> = -200 μA	V <sub>CC2</sub> -0.3		V <sub>CC2</sub>	
V <sub>OH</sub>	High output	voltage	XOUT	HIGHPOWER	I <sub>OH</sub> = -1 mA	V <sub>CC1</sub> - 2.0		$V_{CC1}$	V
				LOWPOWER	I <sub>OH</sub> = -0.5 mA	V <sub>CC1</sub> – 2.0		V <sub>CC1</sub>	
	High output	voltage	XCOUT		With no load applied		1.5		V
V <sub>OL</sub>	Low output voltage		P6_7, P7_0 to P9_7, P10_0	o P7_7, P8_0 to P8_7, to P10_7	I <sub>OL</sub> = 5 mA			2.0	V
		P0_0 to P0_7, P1_0 to P3_0 to P3_7, P4_0 to			I <sub>OL</sub> = 5 mA			2.0	
V <sub>OL</sub>	Low output voltage		P6_7, P7_0 to P9_7, P10_0	o P7_7, P8_0 to P8_7, to P10_7	I <sub>OL</sub> = 200 μA			0.45	V
		_	_ · _	0 P1_7, P2_0 to P2_7, 0 P4_7, P5_0 to P5_7	I <sub>OL</sub> = 200 μA			0.45	
V <sub>OL</sub>	Low output	voltage	XOUT	HIGHPOWER	I <sub>OL</sub> = 1 mA			2.0	V
				LOWPOWER	I <sub>OL</sub> = 0.5 mA			2.0	
	Low output	w output voltage XCOUT			With no load applied		0		V

Note:

1. When  $V_{CC1} \neq V_{CC2}$ , refer to 5 V, 3 V, or 1.8 V standard depending on the voltage.

# $V_{\rm CC1} = V_{\rm CC2} = 5 \text{ V}$

#### Table 31.20 Electrical Characteristics (2) <sup>(1)</sup>

 $V_{CC1} = V_{CC2} = 4.2$  to 5.5 V,  $V_{SS} = 0$  V at  $T_{opr} = -20$  to 85°C/-40 to 85°C,  $f_{(BCLK)} = 20$  MHz unless otherwise specified.

Symbol		Parameter	Measuring	Sta	ndard		Unit
Symbol		Falameter	Condition	Min.	Тур.	Max.	Unit
V <sub>T+</sub> - V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INTO to INT7, NMI, ADTRG, CTS0 to CTS2, CTS5 to CTS7, SCL0 to SCL2, SCL5 to SCL7, SDA0 to SDA2, SDA5 to SDA7, CLK0 to CLK7, TA0OUT to TA4OUT, KI0 to KI7, RXD0 to RXD2, RXD5 to RXD7, SIN3, SIN4, SD, PMC0, PMC1, SCLMM, SDAMM, CEC		0.5		2.0	V
V <sub>T+</sub> - V <sub>T-</sub>	Hysteresis	RESET		0.5		2.5	V
I <sub>IH</sub>	High input current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE	V <sub>I</sub> = 5 V			5.0	μA
IIL	Low input current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE	V <sub>I</sub> = 0 V			-5.0	μA
R <sub>PULLUP</sub>	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7	V <sub>I</sub> = 0 V	30	50	170	kΩ
R <sub>fXIN</sub>	Feedback re	esistance XIN			0.8		MΩ
R <sub>fXCIN</sub>	Feedback re	esistance XCIN			8		MΩ
V <sub>RAM</sub>	RAM retenti	on voltage	In stop mode	1.8			V

Note:

1. When  $V_{CC1} \neq V_{CC2}$ , refer to 5 V, 3 V, or 1.8 V standard depending on the voltage.

#### Table 31.21 Electrical Characteristics (3)

 $V_{CC1} = V_{CC2} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C} / -40 \text{ to } 85^{\circ}\text{C}, f_{(BCLK)} = 20 \text{ MHz unless otherwise specified.}$ 

Symbol	Parameter		Measuring Condition		Standard		Unit
-,			-	Min.	Тур.	Max.	
I <sub>CC</sub>	Power supply current In single-chip, mode, the output pin are open and other pins	High-speed mode	f <sub>(BCLK)</sub> = 20 MHz (no division) XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) A/D converter stop		10.7		mA
	are V <sub>SS</sub>		f <sub>(BCLK)</sub> =20 MHz (no division) XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) A/D converter operating <sup>(2)</sup>		11.4		mA
			f <sub>(BCLK)</sub> = 20 MHz XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 0 (drive capacity Low) A/D converter stop		10.1		mA
			$      f_{(BCLK)} = 20 \text{ MHz (no division)}       XIN = 20 \text{ MHz (square wave)}       125 kHz on-chip oscillator stop       CM15 = 1 (drive capacity High)       PCLKSTP1 = FF (peripheral clock stop) $		9.1		mA
			f <sub>(BCLK)</sub> = 20 MHz (no division) XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 0 (drive capacity Low) PCLKSTP1 = FF (peripheral clock stop)		8.5		mA
		40 MHz on-chip oscillator mode	Main clock stop 40 MHz on-chip oscillator on divide-by-2 (f <sub>(BCLK)</sub> = 20 MHz) 125 kHz on-chip oscillator stop		9.0		mA
		125 kHz on-chip oscillator mode	Main clock stop 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode)		450.0		μΑ
		Low-power mode	$f_{(BCLK)} = 32 \text{ kHz}$ FMR22 = FMR23 = 1 (in low current consumption read mode) On flash memory <sup>(1)</sup>		80.0		μA
		Wait mode	$f_{(BCLK)} = 32 \text{ kHz}$ Main clock stop 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator on PM25 = 1 (peripheral function clock fC operating) $T_{opr} = 25^{\circ}C$ Real-time clock operating		5.6		μΑ
			$f_{(BCLK)} = 32 \text{ kHz}$ Main clock stop 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator stop PM25 = 0 (peripheral function clock fC stop) $T_{opr} = 25^{\circ}C$		5.3		μΑ
		Stop mode	T <sub>opr</sub> = 25°C		2.4		μA
		During flash memory program	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ V <sub>CC1</sub> = 5.0 V		20.0		mA
		During flash memory erase	f <sub>(BCLK)</sub> = 10 MHz, PM17 = 1 (one wait) V <sub>CC1</sub> = 5.0 V		30.0		mA

Notes:

1. This indicates the memory in which the program to be executed exists.

2. A/D conversion is executed in repeat mode.


# 31.2.2 Timing Requirements (Peripheral Functions and Others)

(V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to 85°C/-40 to 85°C unless otherwise specified)

# 31.2.2.1 Reset Input (RESET Input)

#### Table 31.22 Reset Input (RESET Input)

Symbol	Symbol Parameter	Standard		Unit
Symbol		Min. Max.	Onit	
t <sub>w(RSTL)</sub>	RESET input low pulse width	10		μS



#### Figure 31.6 Reset Input (RESET Input)


#### 31.2.2.2 External Clock Input

#### Table 31.23 External Clock Input (XIN Input) <sup>(1)</sup>

Symbol	Parameter	Standard Min. Max.	Unit	
	i arameter			
t <sub>c</sub>	External clock input cycle time	50		ns
t <sub>w(H)</sub>	External clock input high pulse width	20		ns
t <sub>w(L)</sub>	External clock input low pulse width	20		ns
t <sub>r</sub>	External clock rise time		9	ns
t <sub>f</sub>	External clock fall time		9	ns

Note:

1. The condition is  $V_{CC1} = V_{CC2} = 3.0$  to 5.0 V.





#### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

#### 31.2.2.3 Timer A Input

#### Table 31.24 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
	i alameter			
t <sub>c(TA)</sub>	TAiIN input cycle time	100		ns
t <sub>w(TAH)</sub>	TAilN input high pulse width	40		ns
t <sub>w(TAL)</sub>	TAiIN input low pulse width	40		ns

#### Table 31.25 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
	i didificici		Offic	
t <sub>c(TA)</sub>	TAilN input cycle time	400		ns
t <sub>w(TAH)</sub>	TAiIN input high pulse width	200		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	200		ns

#### Table 31.26 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min. Max.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	200		ns
t <sub>w(TAH)</sub>	TAiIN input high pulse width	100		ns
t <sub>w(TAL)</sub>	TAiIN input low pulse width	100		ns

# Table 31.27Timer A Input (External Trigger Input in Pulse Width Modulation Mode and<br/>Programmable Output Mode)

Symbol	Parameter	Standard		Unit
Symbol	i alameter	Min.	Max.	Offic
t <sub>w(TAH)</sub>	TAiIN input high pulse width	100		ns
t <sub>w(TAL)</sub>	TAiIN input low pulse width	100		ns




Figure 31.8 Timer A Input

# $V_{\rm CC1} = V_{\rm CC2} = 5 \ V$

#### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

Table 31.28	Timer A Input (	Two-Phase Pulse In	put in Event Counter Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
			Onit	
t <sub>c(TA)</sub>	TAIIN input cycle time	800		ns
t <sub>su(TAIN-TAOUT)</sub>	TAiOUT input setup time	200		ns
t <sub>su(TAOUT-TAIN)</sub>	TAIIN input setup time	200		ns




Figure 31.9 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

#### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

#### 31.2.2.4 Timer B Input

#### Table 31.29 Timer B Input (Counter Input in Event Counter Mode)


Symbol	Parameter	Star	Standard	Unit
		Min.	Max.	Offic
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on one edge)	100		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width (counted on one edge)	40		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width (counted on one edge)	40		ns
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on both edges)	200		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width (counted on both edges)	80		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width (counted on both edges)	80		ns

#### Table 31.30 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
	i alametei		Offic	
t <sub>c(TB)</sub>	TBiIN input cycle time	400		ns
t <sub>w(TBH)</sub>	TBIIN input high pulse width	200		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width	200		ns

#### Table 31.31 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
	Falanetei		Offic	
t <sub>c(TB)</sub>	TBiIN input cycle time	400		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width	200		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width	200		ns



### Figure 31.10 Timer B Input


## Timing Requirements

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

### 31.2.2.5 Serial Interface

#### Table 31.32Serial Interface

Symbol	Parameter	Standard	Unit	
Symbol	i alameter	Min.	Max.	Unit
t <sub>c(CK)</sub>	CLKi input cycle time	200		ns
t <sub>w(CKH)</sub>	CLKi input high pulse width	100		ns
t <sub>w(CKL)</sub>	CLKi input low pulse width	100		ns
t <sub>d(C-Q)</sub>	TXDi output delay time		80	ns
t <sub>h(C-Q)</sub>	TXDi hold time	0		ns
t <sub>su(D-C)</sub>	RXDi input setup time	70		ns
t <sub>h(C-D)</sub>	RXDi input hold time	90		ns



#### Figure 31.11 Serial Interface

# 31.2.2.6 External Interrupt INTi Input

### Table 31.33 External Interrupt INTi Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Onit
t <sub>w(INH)</sub>	INTi input high pulse width	250		ns
t <sub>w(INL)</sub>	INTi input low pulse width	250		ns



#### Figure 31.12 External Interrupt INTi Input

#### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

# 31.2.3 Timing Requirements (Memory Expansion Mode and Microprocessor Mode)

Table 31.34	Memory Ex	pansion Mode and Microprocessor Mode
-------------	-----------	--------------------------------------

Symbol	Parameter	Star	idard	Unit	
Symbol	Falanielei	Min.	Max.	Unit	
t <sub>ac1(RD-DB)</sub>	Data input access time (for setting with no wait)		(Note 1)	ns	
t <sub>ac2(RD-DB)</sub>	Data input access time (for setting with 1 to 3 waits)		(Note 2)	ns	
t <sub>ac3(RD-DB)</sub>	Data input access time (when accessing multiplex bus area)		(Note 3)	ns	
t <sub>ac4(RD-DB)</sub>	Data input access time (for setting with $2\phi + 3\phi$ or more)		(Note 4)	ns	
t <sub>su(DB-RD)</sub>	Data input setup time	40		ns	
t <sub>su(RDY-BCLK)</sub>	RDY input setup time	30		ns	
t <sub>su(HOLD-BCLK)</sub>	HOLD input setup time	40		ns	
t <sub>h(RD-DB)</sub>	Data input hold time	0		ns	
t <sub>h(BCLK-RDY)</sub>	RDY input hold time	0		ns	
t <sub>h(BCLK-HOLD)</sub>	HOLD input hold time	0		ns	

Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 45[ns]$$

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n+0.5) \times 10^9}{f_{(BCLK)}} - 45[ns]$  n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f_{(BCLK)}} - 45[ns]$$
n is 2 for 2 waits setting, and 3 for 3 waits setting.

4. Calculated according to the BCLK frequency as follows:

 $\frac{n \times 10^9}{f_{(BCLK)}} - 45[ns] \qquad \text{n is 3 for } 2\phi + 3\phi, 4 \text{ for } 2\phi + 4\phi, 4 \text{ for } 3\phi + 4\phi, \text{ and 5 for } 4\phi + 5\phi.$ 




Figure 31.13 Timing Diagram

# 31.2.4 Switching Characteristics (Memory Expansion Mode and Microprocessor Mode)

(V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to 85°C/-40 to 85°C unless otherwise specified)

#### 31.2.4.1 In No Wait State Setting

Symbol	Parameter	Measuring	Standard		Linit
		Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			15	ns
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time		-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	See Figure 31.14		25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time	1 iguio 0 11 1	0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) <sup>(3)</sup>		(Note 2)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

 $\frac{0.5 \times 10^9}{f_{(BCLK)}} - 40[ns] \text{ f}_{(BCLK)} \text{ is 12.5 MHz or less.}$ 

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.


Hold time of data bus is expressed in

 $t = -CR \times \ln(1 - V_{OL}/V_{CC2})$ 

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is

t =  $-30 \text{ pF} \times 1 \text{ k}\Omega \times \text{In}(1 - 0.2 \text{V}_{\text{CC2}}/\text{V}_{\text{CC2}})$ 







Figure 31.14 Ports P0 to P10 Measurement Circuit



#### **Switching Characteristics**

(V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to  $85^{\circ}$ C/-40 to  $85^{\circ}$ C unless otherwise specified)

## 31.2.4.2 In 1 to 3 Waits Setting and When Accessing External Area

# Table 31.36 Memory Expansion Mode and Microprocessor Mode (in 1 to 3 Waits Setting and When Accessing External Area)

Symbol	Parameter	Measuring	Standard		L locit
		Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			15	ns
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure		25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time	31.14	0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK</sub> -WR)	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) <sup>(3)</sup>		(Note 2)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns


Notes:


1. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f_{(BCLK)}} - 40[ns]$  n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting. When n = 1, f<sub>(BCLK)</sub> is 12.5 MHz or less.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f} - 10[ns]$$





#### Switching Characteristics

(V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to  $85^{\circ}$ C/-40 to  $85^{\circ}$ C unless otherwise specified)

# 31.2.4.3 In 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus

# Table 31.37 Memory Expansion Mode and Microprocessor Mode (in 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus) <sup>(5)</sup>

Symbol	Parameter	Measuring	Standard		11.2
Symbol		Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		(Note 1)		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-CS)</sub>	Chip select output hold time (in relation to RD)		(Note 1)		ns
t <sub>h(WR-CS)</sub>	Chip select output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time			25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns
t <sub>d(BCLK</sub> -WR)	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time	See	0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)	Figure 31.14		40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 2)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time (in relation to BCLK)			15	ns
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time (in relation to BCLK)		-4		ns
t <sub>d(AD-ALE)</sub>	ALE signal output delay time (in relation to Address)		(Note 3)		ns
t <sub>h(AD-ALE)</sub>	ALE signal output hold time (in relation to Address)		(Note 4)		ns
t <sub>d(AD-RD)</sub>	RD signal output delay from the end of address		0		ns
t <sub>d(AD-WR)</sub>	WR signal output delay from the end of address		0		ns
t <sub>dz(RD-AD)</sub>	Address output floating start time			8	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f_{(BCLK)}} - 40[ns]$$
 n is 2 for 2-wait setting, 3 for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 25[ns]$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 15[ns]$$

5. When using multiplex bus, set f<sub>(BCLK)</sub> 12.5 MHz or less.




Figure 31.17 Timing Diagram

### Switching Characteristics

(V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to 85°C/-40 to 85°C unless otherwise specified)

## 31.2.4.4 In Wait State Setting $2\phi + 3\phi$ , $2\phi + 4\phi$ , $3\phi + 4\phi$ , and $4\phi + 5\phi$ , and When Accessing External Area

## Table 31.38Memory Expansion Mode and Microprocessor Mode (in Wait State Setting 2 $\phi$ + 3 $\phi$ , 2 $\phi$ + 4 $\phi$ , 3 $\phi$ + 4 $\phi$ , and 4 $\phi$ + 5 $\phi$ , and When Accessing External Area)

Symbol	Parameter	Measuring	Standard		l la it
Gymbol	Falanelei	Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK</sub> -CS)	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			15	ns
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure		25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time	31.14	0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) <sup>(3)</sup>		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) <sup>(3)</sup>	1	(Note 2)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time	1		40	ns

Notes:


1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times10^9}{f_{(BCLK)}} - 40[ns] \qquad \text{n is 3 for } 2\phi + 3\phi, 4 \text{ for } 2\phi + 4\phi, 4 \text{ for } 3\phi + 4\phi, \text{ and 5 for } 4\phi + 5\phi.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pullup (pull-down) resistance value. Hold time of data bus is expressed in  $t = -CR \times ln(1 - V_{OL}/V_{CC2})$ by a circuit of the right figure. For example, when  $V_{OL} = 0.2V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is t = -30 pF x 1 k $\Omega \times ln(1 - 0.2V_{CC2}/V_{CC2})$ = 6.7 ns.






Figure 31.18 Timing Diagram

### Switching Characteristics

(V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to  $85^{\circ}$ C/-40 to  $85^{\circ}$ C unless otherwise specified)

## 31.2.4.5 In Wait State Setting $2\phi + 3\phi$ , $2\phi + 4\phi$ , $3\phi + 4\phi$ , and $4\phi + 5\phi$ , and When Inserting 1 to 3 Recovery Cycles and Accessing External Area

# Table 31.39Memory Expansion and Microprocessor Modes (in Wait State Setting $2\phi + 3\phi$ , $2\phi + 4\phi$ ,<br/> $3\phi + 4\phi$ , and $4\phi + 5\phi$ , and When Inserting 1 to 3 Recovery Cycles and Accessing<br/>External Area)

Symbol	Parameter	Measuring	Standard		Unit
Cymbol		Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			25	ns
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		(Note 4)		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			25	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			15	ns
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time		-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	See Figure 31.14		25	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time	I iguio o i i i	0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			25	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) <sup>(3)</sup>		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) (3)		(Note 2)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns

Notes:


1. Calculated according to the BCLK frequency as follows:

$$\frac{n \times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \text{n is 3 for } 2\phi + 3\phi, 4 \text{ for } 2\phi + 4\phi, 4 \text{ for } 3\phi + 4\phi, \text{ and 5 for } 4\phi + 5\phi.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{m \times 10^9}{f_{(BCLK)}} - 10[ns]$$
 m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in  $t = -CR \times ln(1-V_{OL}/V_{CC2})$ by a circuit of the right figure. For example, when  $V_{OL} = 0.2V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is t = -30 pF  $\times 1$  k $\Omega \times ln(1 - 0.2V_{CC2}/V_{CC2})$ = 6.7 ns.



4. Calculated according to the BCLK frequency as follows:

$$\frac{m \times 10^9}{f_{(BCLK)}} + 10[ns]$$

m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.




Figure 31.19 Timing Diagram

## **31.3** Electrical Characteristics (V<sub>CC1</sub> = V<sub>CC2</sub> = 3 V)

### 31.3.1 Electrical Characteristics

### Table 31.40 Electrical Characteristics (1) <sup>(1)</sup>

 $V_{CC1} = V_{CC2} = 2.7$  to 3.3 V,  $V_{SS} = 0$  V at  $T_{opr} = -20$  to 85°C/-40 to 85°C,  $f_{(BCLK)} = 20$  MHz unless otherwise specified.

Symbol	Parameter		Measuring Condition	Standard			Unit	
Symbol		i didilletei		Weasuring Condition	Min.	Тур.	Max.	
V <sub>OH</sub>	High output voltage	P6_0 to P6_7, P7_2 to P8_0 to P8_4, P8_6, P P9_0 to P9_7, P10_0 to	8_7,	I <sub>OH</sub> = -1 mA	V <sub>CC1</sub> – 0.5		V <sub>CC1</sub>	V
		P0_0 to P0_7, P1_0 to P2_0 to P2_7, P3_0 to P4_0 to P4_7, P5_0 to	P3_7,	I <sub>OH</sub> = -1 mA	V <sub>CC2</sub> -0.5		V <sub>CC2</sub>	
V <sub>OH</sub>	High output	t voltage XOUT	HIGHPOWER	I <sub>OH</sub> = -0.1 mA	V <sub>CC1</sub> - 0.5		V <sub>CC1</sub>	V
			LOWPOWER	I <sub>OH</sub> = -50 μA	V <sub>CC1</sub> - 0.5		V <sub>CC1</sub>	
	High output	t voltage XCOUT		With no load applied		1.5		V
V <sub>OL</sub>	Low output voltage	P6_0 to P6_7, P7_0 to P8_0 to P8_7, P9_0 to P10_0 to P10_7		I <sub>OL</sub> = 1 mA			0.5	V
		P0_0 to P0_7, P1_0 to P2_0 to P2_7, P3_0 to P4_0 to P4_7, P5_0 to	P3_7,	I <sub>OL</sub> = 1 mA			0.5	
V <sub>OL</sub>	Low output	voltage XOUT	HIGHPOWER	I <sub>OL</sub> = 0.1 mA			0.5	V
			LOWPOWER	I <sub>OL</sub> = 50 μA			0.5	
	Low output	voltage XCOUT		With no load applied		0		V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TAOIN to TBOIN to TB5IN, INTO ADTRG, CTS0 to CTS2 SCL0 to SCL2, SCL5 to SDA0 to SDA2, SDA5 CLK0 to CLK7, TAOOU KI0 to KI7, RXD0 to R2 RXD5 to RXD7, SIN3, PMC1, SCLMM, SDAM	o INT7, NMI, 2, CTS5 to CTS7, 5 SCL7, to SDA7, IT to TA4OUT, KD2, SIN4, SD, PMC0,		0.2		1.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET			0.2		1.8	V
IIH	High input current	P0_0 to P0_7, P1_0 to P2_0 to P2_7, P3_0 to P4_0 to P4_7, P5_0 to P6_0 to P6_7, P7_0 to P8_0 to P8_7, P9_0 to P10_0 to P10_7 XIN, RESET, CNVSS, I	P3_7, P5_7, P7_7, P9_7,	V <sub>1</sub> = 3 V			4.0	μA

Note:

1. When  $V_{CC1} \neq V_{CC2}$ , refer to 5 V, 3 V, or 1.8 V standard depending on the voltage.

### Table 31.41 Electrical Characteristics (2) <sup>(1)</sup>

 $V_{CC1} = V_{CC2} = 2.7$  to 3.3 V,  $V_{SS} = 0$  V at  $T_{opr} = -20$  to 85°C/-40 to 85°C,  $f_{(BCLK)} = 20$  MHz unless otherwise specified.

Symbol	Parameter	Measuring Condition	Standard			Unit
Symbol			Min.	Тур.	Max.	Onit
I <sub>IL</sub>	Low input P0_0 to P0_7, P1_0 to P1_7, current P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE	V <sub>I</sub> = 0 V			-4.0	μA
R <sub>PULLUP</sub>	Pull-up         P0_0 to P0_7, P1_0 to P1_7,           resistance         P2_0 to P2_7, P3_0 to P3_7,           P4_0 to P4_7, P5_0 to P5_7,           P6_0 to P6_7, P7_2 to P7_7,           P8_0 to P8_4, P8_6, P8_7,           P9_0 to P9_7, P10_0 to P10_7	V <sub>I</sub> = 0 V	50	100	500	kΩ
R <sub>fXIN</sub>	Feedback resistance XIN			0.8		MΩ
R <sub>fXCIN</sub>	Feedback resistance XCIN			8		MΩ
V <sub>RAM</sub>	RAM retention voltage	In stop mode	1.8			V

Note:

1. When  $V_{CC1} \neq V_{CC2}$ , refer to 5 V, 3 V, or 1.8 V standard depending on the voltage.

### Table 31.42 Electrical Characteristics (3)

 $V_{CC1} = V_{CC2} = 2.7$  to 3.3 V,  $V_{SS} = 0$  V at  $T_{opr} = -20$  to 85°C/-40 to 85°C,  $f_{(BCLK)} = 20$  MHz unless otherwise specified.

Symbol	Parameter		Measuring Condition		Standard		Unit
-				Min.	Тур.	Max.	L
сс	Power supply current In single-chip, mode, the output pin are open and other pins are $V_{SS}$	High-speed mode	f <sub>(BCLK)</sub> = 20 MHz (no division) XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) A/D converter stop		9.5		mA
	are v <sub>SS</sub>		f <sub>(BCLK)</sub> = 20 MHz (no division) XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) A/D converter operating <sup>(2)</sup>		10.2		mA
			f <sub>(BCLK)</sub> = 20 MHz XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 0 (drive capacity Low) A/D converter stop		9.2		mA
			f <sub>(BCLK)</sub> = 20 MHz (no division) XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) PCLKSTP1 = FF (peripheral clock stop)		7.9		mA
			$\begin{array}{l} f_{(BCLK)} = 20 \; \text{MHz} \; (\text{no division}) \\ \text{XIN} = 20 \; \text{MHz} \; (\text{square wave}) \\ 125 \; \text{kHz} \; \text{on-chip oscillator stop} \\ \text{CM15} = 0 \; (\text{drive capacity Low}) \\ \text{PCLKSTP1} = \text{FF} \; (\text{peripheral clock stop}) \end{array}$		7.6		mA
	40 MHz on-chip oscillator mode	Main clock stop 40 MHz on-chip oscillator on divide-by-2 (f <sub>(BCLK)</sub> = 20 MHz) 125 kHz on-chip oscillator stop		9.0		mA	
		125 kHz on-chip oscillator mode	Main clock stop 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode)		450.0		μA
		Low-power mode	$f_{(BCLK)} = 32 \text{ MHz}$ FMR 22 = FMR23 = 1 (in low-current consumption read mode) On flash memory <sup>(1)</sup>		80.0		μA
V	Wait mode	$f(BCLK) = 32 \text{ kHz}$ Main clock stop 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator on PM25 = 1 (peripheral function clock fC operating) $T_{opr} = 25^{\circ}C$ Real-time clock operating		5.3		μΑ	
			$f_{(BCLK)} = 32 \text{ MHz}$ 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator stop PM25 = 0 (peripheral function clock fC stop) $T_{opr} = 25^{\circ}C$		5.0		μA
		Stop mode	$T_{opr} = 25^{\circ}C$		2.2		μA
		During flash memory program	$f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ V <sub>CC1</sub> = 5.0 V		20.0		mA
		During flash memory erase	f <sub>(BCLK)</sub> = 10 MHz, PM17 = 1 (one wait) V <sub>CC1</sub> = 5.0 V		30.0		mA

Notes:

1. This indicates the memory in which the program to be executed exists.

2. A/D conversion is executed in repeat mode.

### 31.3.2 Timing Requirements (Peripheral Functions and Others)

(V<sub>CC1</sub> = V<sub>CC2</sub> = 3 V, V<sub>SS</sub> = 0 V, at  $T_{opr}$  = -20 to 85°C/-40 to 85°C unless otherwise specified)

## 31.3.2.1 Reset Input (RESET Input)

### Table 31.43 Reset Input (RESET Input)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>w(RSTL)</sub>	RESET input low pulse width	10		μS




Figure 31.20 Reset Input (RESET Input)


## 31.3.2.2 External Clock Input

### Table 31.44 External Clock Input (XIN Input) (1)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c</sub>	External clock input cycle time	50		ns
t <sub>w(H)</sub>	External clock input high pulse width	20		ns
t <sub>w(L)</sub>	External clock input low pulse width	20		ns
t <sub>r</sub>	External clock rise time		9	ns
t <sub>f</sub>	External clock fall time		9	ns

Note:

1. The condition is  $V_{CC1} = V_{CC2} = 2.7$  to 3.0 V.





#### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

### 31.3.2.3 Timer A Input

### Table 31.45 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	150		ns
t <sub>w(TAH)</sub>	TAiIN input high pulse width	60		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	60		ns

#### Table 31.46 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAiIN input cycle time	600		ns
t <sub>w(TAH)</sub>	TAiIN input high pulse width	300		ns
t <sub>w(TAL)</sub>	TAiIN input low pulse width	300		ns

### Table 31.47 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Onit
t <sub>c(TA)</sub>	TAilN input cycle time	300		ns
t <sub>w(TAH)</sub>	TAiIN input high pulse width	150		ns
t <sub>w(TAL)</sub>	TAiIN input low pulse width	150		ns

## Table 31.48Timer A Input (External Trigger Input in Pulse Width Modulation Mode and<br/>Programmable Output Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>w(TAH)</sub>	TAiIN input high pulse width	150		ns
t <sub>w(TAL)</sub>	TAiIN input low pulse width	150		ns




Figure 31.22 Timer A Input

 $V_{\rm CC1} = V_{\rm CC2} = 3 \text{ V}$ 

### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAIIN input cycle time	2		μs
t <sub>su(TAIN-TAOUT)</sub>	TAiOUT input setup time	500		ns
t <sub>su(TAOUT-TAIN)</sub>	TAilN input setup time	500		ns




Figure 31.23 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

### 31.3.2.4 Timer B Input

### Table 31.50 Timer B Input (Counter Input in Event Counter Mode)


Symbol	Parameter	Star	Standard		
	i arameter	Min.	Max.	Unit	
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on one edge)	150		ns	
t <sub>w(TBH)</sub>	TBiIN input high pulse width (counted on one edge)	60		ns	
t <sub>w(TBL)</sub>	TBiIN input low pulse width (counted on one edge)	60		ns	
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on both edges)	300		ns	
t <sub>w(TBH)</sub>	TBiIN input high pulse width (counted on both edges)	120		ns	
t <sub>w(TBL)</sub>	TBiIN input low pulse width (counted on both edges)	120		ns	

### Table 31.51 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TB)</sub>	TBiIN input cycle time	600		ns
t <sub>w(TBH)</sub>	TBilN input high pulse width	300		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width	300		ns

### Table 31.52 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TB)</sub>	TBiIN input cycle time	600		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width	300		ns
tw(TBL)	TBiIN input low pulse width	300		ns



### Figure 31.24 Timer B Input

### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

### 31.3.2.5 Serial Interface

### Table 31.53 Serial Interface

Symbol	Parameter	Stan	Unit	
	i alanetei	Min.	Max.	Offic
t <sub>c(CK)</sub>	CLKi input cycle time	300		ns
t <sub>w(CKH)</sub>	CLKi input high pulse width	150		ns
t <sub>w(CKL)</sub>	CLKi input low pulse width	150		ns
t <sub>d(C-Q)</sub>	TXDi output delay time		160	ns
t <sub>h(C-Q)</sub>	TXDi hold time	0		ns
t <sub>su(D-C)</sub>	RXDi input setup time	100		ns
t <sub>h(C-D)</sub>	RXDi input hold time	90		ns




Figure 31.25 Serial Interface

## 31.3.2.6 External Interrupt INTi Input

### Table 31.54 External Interrupt INTi Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>w(INH)</sub>	INTi input high pulse width	380		ns
t <sub>w(INL)</sub>	INTi input low pulse width	380		ns




Figure 31.26 External Interrupt INTi Input

### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

#### 31.3.3 Timing Requirements (Memory Expansion Mode and Microprocessor Mode)

Table 31.55	Memory Ex	pansion Mode and	Microprocessor Mode
-------------	-----------	------------------	---------------------

Symbol	Parameter	Star	Unit	
	Falanielei	Min.	Max.	Unit
t <sub>ac1(RD-DB)</sub>	Data input access time (for setting with no wait)		(Note 1)	ns
t <sub>ac2(RD-DB)</sub>	Data input access time (for setting with wait)		(Note 2)	ns
t <sub>ac3(RD-DB)</sub>	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
t <sub>ac4(RD-DB)</sub>	Data input access time (for setting with 2 $\phi$ + 3 $\phi$ or more)		(Note 4)	ns
t <sub>su(DB-RD)</sub>	Data input setup time	50		ns
t <sub>su(RDY-BCLK)</sub>	RDY input setup time	40		ns
t <sub>su(HOLD-BCLK)</sub>	HOLD input setup time	50		ns
t <sub>h(RD-DB)</sub>	Data input hold time	0		ns
t <sub>h(BCLK-RDY)</sub>	RDY input hold time	0		ns
t <sub>h(BCLK-HOLD)</sub>	HOLD input hold time	0		ns

Notes: 1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 60[ns]$$

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n+0.5)\times 10^9}{c}$  - 60[*ns*] n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.  $f_{(BCLK)}$ 

Calculated according to the BCLK frequency as follows: 3.

$$\frac{(n-0.5) \times 10^9}{f_{(BCLK)}} - 60[ns]$$
n is 2 for 2 waits setting, 3 for 3 waits setting.

4. Calculated according to the BCLK frequency as follows:

$$\frac{n \times 10^9}{f_{(BCLK)}} - 60[ns] \qquad \text{n is 3 for } 2 \phi + 3 \phi, 4 \text{ for } 2 \phi + 4 \phi, 4 \text{ for } 3 \phi + 4 \phi, 5 \text{ for } 4 \phi + 5 \phi,.$$




Figure 31.27 Timing Diagram

## 31.3.4 Switching Characteristics (Memory Expansion Mode and Microprocessor Mode)

(V<sub>CC1</sub> = V<sub>CC2</sub> = 3 V, V<sub>SS</sub> = 0 V, at  $T_{opr}$  = -20 to 85°C/-40 to 85°C unless otherwise specified)

### 31.3.4.1 In No Wait State Setting

#### Table 31.56 Memory Expansion and Microprocessor Modes (in No Wait State Setting)

Symbol	Parameter	Measuring	Standard		Unit
Symbol	Falameter	Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			30	ns
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			30	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			25	ns
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure		30	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time	31.28	0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			30	ns
t <sub>h(BCLK</sub> -WR)	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) <sup>(3)</sup>		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) <sup>(3)</sup>		(Note 2)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 40[ns] \text{ f} \quad \text{f}_{(BCLK)} \text{ is 12.5 MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$


This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in  $t = -CR \times ln(1 - V_{OL}/V_{CC2})$ by a circuit of the right figure.

For example, when  $V_{OL} = 0.2V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ ,

 $t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 \text{V}_{\text{CC2}}/\text{V}_{\text{CC2}})$ 






Figure 31.28 Ports P0 to P10 Measurement Circuit




Figure 31.29 Timing Diagram

### **Switching Characteristics**

(V<sub>CC1</sub> = V<sub>CC2</sub> = 3 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to  $85^{\circ}$ C/-40 to  $85^{\circ}$ C unless otherwise specified)

### 31.3.4.2 In 1 to 3 Waits Setting and When Accessing External Area

## Table 31.57 Memory Expansion Mode and Microprocessor Mode (in 1 to 3 Waits Setting and When Accessing External Area)

Symbol	Parameter	Measuring	Standard		Unit
Gymbol	i arameter	Condition	Min.	Max.	Offic
t <sub>d(BCLK-AD)</sub>	Address output delay time			30	ns
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			30	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			25	ns
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure		30	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time	31.28	0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			30	ns
t <sub>h(BCLK-WR)</sub>	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) <sup>(3)</sup>		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) <sup>(3)</sup>		(Note 2)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns

Notes:


1. Calculated according to the BCLK frequency as follows:


$$\frac{(n+0.5) \times 10^9}{f_{(BCLK)}} - 40[ns]$$
 n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.  
When n = 1, f<sub>(BCLK)</sub> is 12.5 MHz or less.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pullup (pull-down) resistance value. Hold time of data bus is expressed in  $t=-CR \times ln(1-V_{OL}/V_{CC2})$ by a circuit of the right figure. For example, when  $V_{OL} = 0.2V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is t = -30 pF  $\times 1$  k $\Omega \times ln(1 - 0.2V_{CC2}/V_{CC2})$ = 6.7 ns.





### Switching Characteristics

(V<sub>CC1</sub> = V<sub>CC2</sub> = 3 V, V<sub>SS</sub> = 0 V, at  $T_{opr}$  = -20 to 85°C/-40 to 85°C unless otherwise specified)

### 31.3.4.3 In 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus

## Table 31.58 Memory Expansion Mode and Microprocessor Mode (in 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus) <sup>(5)</sup>

Symbol	Deremeter	Measuring	Standard		Unit
Symbol	Parameter	Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			50	ns
t <sub>h(BCLK-AD)</sub>	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD)</sub>	Address output hold time (in relation to RD)		(Note 1)		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			50	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-CS)</sub>	Chip select output hold time (in relation to RD)		(Note 1)		ns
t <sub>h(WR-CS)</sub>	Chip select output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time			40	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			40	ns
t <sub>h(BCLK</sub> -WR)	WR signal output hold time	See	0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)	Figure 31.28		50	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 2)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR)		(Note 1)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time (in relation to BCLK)			25	ns
t <sub>h(BCLK-ALE)</sub>	ALE signal output hold time (in relation to BCLK)		-4		ns
t <sub>d(AD-ALE)</sub>	ALE signal output delay time (in relation to Address)		(Note 3)		ns
t <sub>h(AD-ALE)</sub>	ALE signal output hold time (in relation to Address)		(Note 4)		ns
t <sub>d(AD-RD)</sub>	RD signal output delay from the end of address		0		ns
t <sub>d(AD-WR)</sub>	WR signal output delay from the end of address		0		ns
t <sub>dz(RD-AD)</sub>	Address output floating start time			8	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f_{(BCLK)}} - 50[ns]$$
 n is 2 for 2 waits setting, 3 for 3 waits setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 40[ns]$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 15[ns]$$

5. When using multiplexed bus, set  $f_{(BCLK)}$  12.5 MHz or less.




Figure 31.31 Timing Diagram

### Switching Characteristics

(V<sub>CC1</sub> = V<sub>CC2</sub> = 3 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to 85°C/-40 to 85°C unless otherwise specified)

## 31.3.4.4 In Wait State Setting $2\phi + 3\phi$ , $2\phi + 4\phi$ , $3\phi + 4\phi$ , and $4\phi + 5\phi$ , and When Accessing External Area

## Table 31.59Memory Expansion and Microprocessor Modes (in Wait State Setting $2\phi + 3\phi$ , $2\phi + 4\phi$ ,<br/> $3\phi + 4\phi$ , and $4\phi + 5\phi$ , and When Accessing External Area)

Symbol	Parameter	Measuring	Standard		Unit
Symbol	Falametei	Condition	Min.	Max.	Offic
t <sub>d(BCLK-AD)</sub>	Address output delay time			30	ns
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		0		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			30	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			25	ns
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time	See	-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	Figure		30	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time	31.14	0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			30	ns
t <sub>h(BCLK</sub> -WR)	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) (3)		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) <sup>(3)</sup>		(Note 2)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns

Notes:


1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f_{(BCLK)}} - 40[ns]$$
n is 3 for 2\phi + 3\phi, 4 for 2\phi + 4\phi, 4 for 3\phi + 4\phi, and 5 for 4\phi + 5\phi.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(BCLK)}} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pullup (pull-down) resistance value. Hold time of data bus is expressed in  $t = -CR \times ln(1 - V_{OL}/V_{CC2})$ by a circuit of the right figure. For example, when  $V_{OL} = 0.2V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is t = -30 pF  $\times 1$  k $\Omega \times ln(1 - 0.2V_{CC2}/V_{CC2})$ = 6.7 ns.






Figure 31.32 Timing Diagram

### Switching Characteristics

(V<sub>CC1</sub> = V<sub>CC2</sub> = 3 V, V<sub>SS</sub> = 0 V, at  $T_{opr}$  = -20 to 85°C/-40 to 85°C unless otherwise specified)

## 31.3.4.5 In Wait State Setting $2\phi + 3\phi$ , $2\phi + 4\phi$ , $3\phi + 4\phi$ , and $4\phi + 5\phi$ , and Inserting 1 to 3 Recovery Cycles and Accessing External Area

# Table 31.60Memory Expansion Mode and Microprocessor Mode (in Wait State Setting $2\phi + 3\phi$ , $2\phi + 4\phi$ , $3\phi + 4\phi$ , and $4\phi + 5\phi$ , and Inserting 1 to 3 Recovery Cycles and Accessing External Area)

Symbol	Parameter	Measuring	Standard		Unit
Symbol	Farameter	Condition	Min.	Max.	Unit
t <sub>d(BCLK-AD)</sub>	Address output delay time			30	ns
t <sub>h(BCLK-AD</sub> )	Address output hold time (in relation to BCLK)		0		ns
t <sub>h(RD-AD</sub> )	Address output hold time (in relation to RD)		(Note 4)		ns
t <sub>h(WR-AD)</sub>	Address output hold time (in relation to WR)		(Note 2)		ns
t <sub>d(BCLK-CS)</sub>	Chip select output delay time			30	ns
t <sub>h(BCLK-CS)</sub>	Chip select output hold time (in relation to BCLK)		0		ns
t <sub>d(BCLK-ALE)</sub>	ALE signal output delay time			25	ns
t <sub>h(BCLK-ALE</sub> )	ALE signal output hold time		-4		ns
t <sub>d(BCLK-RD)</sub>	RD signal output delay time	See Figure 31.14		30	ns
t <sub>h(BCLK-RD)</sub>	RD signal output hold time		0		ns
t <sub>d(BCLK-WR)</sub>	WR signal output delay time			30	ns
t <sub>h(BCLK</sub> -WR)	WR signal output hold time		0		ns
t <sub>d(BCLK-DB)</sub>	Data output delay time (in relation to BCLK)			40	ns
t <sub>h(BCLK-DB)</sub>	Data output hold time (in relation to BCLK) <sup>(3)</sup>		0		ns
t <sub>d(DB-WR)</sub>	Data output delay time (in relation to WR)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data output hold time (in relation to WR) <sup>(3)</sup>		(Note 2)		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA output delay time			40	ns

Notes:

1. Calculated according to the BCLK frequency as follows:


$$\frac{n \times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \text{n is 3 for } 2\phi + 3\phi, 4 \text{ for } 2\phi + 4\phi, 4 \text{ for } 3\phi + 4\phi, \text{ and 5 for } 4\phi + 5\phi.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{m \times 10^9}{f_{(BCLK)}} - 10[ns]$$

m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in  $t = -CR \times ln(1 - V_{OL}/V_{CC2})$ by a circuit of the right figure. For example, when  $V_{OL} = 0.2V_{CC2}$ , C = 30 pF, R = 1 k $\Omega$ , hold time of output low level is t = -30 pF  $\times 1$  k $\Omega \times ln(1 - 0.2V_{CC2}/V_{CC2})$ = 6.7 ns.



4. Calculated according to the BCLK frequency as follows:

$$\frac{m \times 10^9}{f_{(BCLK)}} + 10[ns]$$

m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.




Figure 31.33 Timing Diagram

## 31.4 Electrical Characteristics ( $V_{CC1} = V_{CC2} = 1.8 V$ )

### 31.4.1 Electrical Characteristics

### Table 31.61 Electrical Characteristics (1) <sup>(1)</sup>

 $V_{CC1} = V_{CC2} = 1.8$  to 2.7 V,  $V_{SS} = 0$  V at  $T_{opr} = -20$  to  $85^{\circ}$ C/-40 to  $85^{\circ}$ C,  $f_{(BCLK)} = 5$  MHz unless otherwise specified.

Symbol	Parameter		Measuring Condition	Standard			Unit	
Symbol		Faidilletei		Measuring Condition	Min.	Тур.	Max.	Onit
V <sub>OH</sub>	High output voltage	P6_0 to P6_7, P7_2 to F P8_0 to P8_4, P8_6, P8 P9_0 to P9_7, P10_0 to	5_7,	I <sub>OH</sub> = -1 mA	V <sub>CC1</sub> – 0.5		V <sub>CC1</sub>	V
		P0_0 to P0_7, P1_0 to F P2_0 to P2_7, P3_0 to F P4_0 to P4_7, P5_0 to F	P3_7,	I <sub>OH</sub> = -1 mA	V <sub>CC2</sub> -0.5		V <sub>CC2</sub>	
V <sub>OH</sub>	High output	voltage XOUT	HIGHPOWER	I <sub>OH</sub> = -0.1 mA	V <sub>CC1</sub> – 0.5		V <sub>CC1</sub>	V
			LOWPOWER	I <sub>OH</sub> = -50 μA	V <sub>CC1</sub> - 0.5		V <sub>CC1</sub>	
	High output	voltage XCOUT		With no load applied		1.5		V
V <sub>OL</sub>	Low output voltage	P6_0 to P6_7, P7_0 to F P8_0 to P8_7, P9_0 to F P10_0 to P10_7		I <sub>OL</sub> = 1 mA			0.5	V
		P0_0 to P0_7, P1_0 to F P2_0 to P2_7, P3_0 to F P4_0 to P4_7, P5_0 to F	P3_7,	I <sub>OL</sub> = 1 mA			0.5	
V <sub>OL</sub>	Low output	voltage XOUT	HIGHPOWER	I <sub>OL</sub> = 0.1 mA			0.5	V
			LOWPOWER	I <sub>OL</sub> = 50 μA			0.5	
	Low output	voltage XCOUT		With no load applied		0		V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	voltageXCOUTVHOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INTO to INT7, NMI, ADTRG, CTS0 to CTS2, CTS5 to CTS7, SCL0 to SCL2, SCL5 to SCL7, SDA0 to SDA2, SDA5 to SDA7, CLK0 to CLK7, TA0OUT to TA4OUT, KI0 to KI7, RXD0 to RXD2, RXD5 to RXD7, SIN3, SIN4, SD, PMC0, PMC1, SCLMM, SDAMM, CEC			0.02		0.1	V
$V_{T+}-V_{T-}$	Hysteresis	RESET			0.05		0.15	V
I <sub>IH</sub>	High input current	P0_0 to P0_7, P1_0 to P P2_0 to P2_7, P3_0 to P P4_0 to P4_7, P5_0 to P P6_0 to P6_7, P7_0 to P P8_0 to P8_7, P9_0 to P P10_0 to P10_7 XIN, RESET, CNVSS, B	93_7, 95_7, 97_7, 99_7,	V <sub>I</sub> = 3 V			2.0	μA

Note:

1. When V<sub>CC1</sub>  $\neq$  V<sub>CC2</sub>, refer to 5 V, 3 V, or 1.8 V standard depending on the voltage.

### Table 31.62 Electrical Characteristics (2) <sup>(1)</sup>

 $V_{CC1} = V_{CC2} = 1.8$  to 2.7 V,  $V_{SS} = 0$  V at  $T_{opr} = -20$  to  $85^{\circ}C/-40$  to  $85^{\circ}C$ ,  $f_{(BCLK)} = 5$  MHz unless otherwise specified.

Symbol	Parameter Measuri	Measuring Condition	Standard			Unit
Symbol			Min.	Тур.	Max.	Onit
I <sub>IL</sub>	Low input P0_0 to P0_7, P1_0 to P1_7, current P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE	V <sub>I</sub> = 0 V			-2.0	μA
R <sub>PULLUP</sub>	Pull-up         P0_0 to P0_7, P1_0 to P1_7,           resistance         P2_0 to P2_7, P3_0 to P3_7,           P4_0 to P4_7, P5_0 to P5_7,           P6_0 to P6_7, P7_2 to P7_7,           P8_0 to P8_4, P8_6, P8_7,           P9_0 to P9_7, P10_0 to P10_7	V <sub>I</sub> = 0 V	70	140	700	kΩ
R <sub>fXIN</sub>	Feedback resistance XIN			0.8		MΩ
R <sub>fXCIN</sub>	Feedback resistance XCIN			8		MΩ
V <sub>RAM</sub>	RAM retention voltage		1.8			V

Note:

1. When  $V_{CC1} \neq V_{CC2}$ , refer to 5 V, 3 V, or 1.8 V standard depending on the voltage.

### Table 31.63 Electrical Characteristics (3)

 $V_{CC1} = V_{CC2} = 1.8$  to 2.7 V,  $V_{SS} = 0$  V at  $T_{opr} = -20$  to  $85^{\circ}C/-40$  to  $85^{\circ}C$ ,  $f_{(BCLK)} = 5$  MHz unless otherwise specified.

Symbol	Parameter		Measuring Condition		Standard		Unit
Cymbol				Min.	Тур.	Max.	Onit
I <sub>CC</sub>	Power supply current In single-chip, mode, the output pin are open and other pins	High-speed mode	f <sub>(BCLK)</sub> = 5 MHz (no division) XIN = 5 MHz (square wave), 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) A/D converter stop		2.6		mA
	are V <sub>SS</sub>		$f_{(BCLK)} = 5$ MHz (no division), XIN = 5 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) A/D converter operating <sup>(2)</sup>		3.3		mA
			$f_{(BCLK)} = 5 \text{ MHz}$ XIN = 5 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 0 (drive capacity Low) A/D converter stop		2.6		mA
			$f_{(BCLK)} = 5$ MHz (no division) XIN = 5 MHz (square wave) 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) PCLKSTP1 = FF (peripheral clock stop)		2.2		mA
			$\label{eq:BCLK} \begin{array}{l} f_{(BCLK)} = 5 \ MHz \ (no \ division) \\ XIN = 5 \ MHz \ (square \ wave) \\ 125 \ kHz \ on-chip \ oscillator \ stop \\ CM15 = 0 \ (drive \ capacity \ Low) \\ PCLKSTP1 = FF \ (peripheral \ clock \ stop) \end{array}$		2.2		mA
		40 MHz on-chip oscillator mode	Main clock stop 40 MHz on-chip oscillator on, divide-by-8 (f <sub>(BCLK)</sub> = 5 MHz) 125 kHz on-chip oscillator stop		2.8		mA
		125 kHz on-chip oscillator mode	Main clock stop 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode)		450.0		μΑ
		Low-power mode	$f_{(BCLK)} = 32 \text{ MHz}$ FMR 22 = FMR23 = 1 (in low-current consumption read mode) on flash memory <sup>(1)</sup>		80.0		μA
	Wait mode	$f(BCLK) = 32 \text{ kHz}$ Main clock stop $40 \text{ MHz on-chip oscillator stop}$ $125 \text{ kHz on-chip oscillator on}$ $PM25 = 1 \text{ (peripheral function clock fC operating)}$ $T_{opr} = 25^{\circ}C$ Real-time clock operating		5.3		μΑ	
			$f_{(BCLK)} = 32 \text{ MHz}$ Main clock stop 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator stop PM25 = 0 (peripheral function clock fC stop) $T_{opr} = 25^{\circ}C$		5.0		μА
		Stop mode	$T_{opr} = 25^{\circ}C$		2.2		μA

Notes:

1. This indicates the memory in which the program to be executed exists

2. A/D conversion is executed in repeat mode.

### 31.4.2 Timing Requirements (Peripheral Functions and Others)

(V<sub>CC1</sub> = V<sub>CC2</sub> = 1.8 V, V<sub>SS</sub> = 0 V, at T<sub>opr</sub> = -20 to  $85^{\circ}$ C/-40 to  $85^{\circ}$ C unless otherwise specified)

## 31.4.2.1 Reset Input (RESET Input)

### Table 31.64 Reset Input (RESET Input)

Symbol	Parameter -	Standard		Unit
Symbol		Min.	Max.	Onit
t <sub>w(RSTL)</sub>	RESET input low pulse width	10		μS




Figure 31.34 Reset Input (RESET Input)


## 31.4.2.2 External Clock Input

### Table 31.65 External Clock Input (XIN Input) <sup>(1)</sup>

Symbol	Parameter	Stan	Unit	
	i arameter	Min.	Max.	Onit
t <sub>c</sub>	External clock input cycle time	100		ns
t <sub>w(H)</sub>	External clock input high pulse width	40		ns
t <sub>w(L)</sub>	External clock input low pulse width	40		ns
t <sub>r</sub>	External clock rise time		9	ns
t <sub>f</sub>	External clock fall time		9	ns

Note:

1. The condition is  $V_{CC1} = V_{CC2} = 1.8$  to 2.7 V.





### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 1.8 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

### 31.4.2.3 Timer A Input

### Table 31.66 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Onit
t <sub>c(TA)</sub>	TAiIN input cycle time	500		ns
t <sub>w(TAH)</sub>	TAiIN input high pulse width	200		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	200		ns

### Table 31.67 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	1000		ns
t <sub>w(TAH)</sub>	TAiIN input high pulse width	500		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	500		ns

### Table 31.68 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
t <sub>c(TA)</sub>	TAilN input cycle time	800		ns
t <sub>w(TAH)</sub>	TAiIN input high pulse width	400		ns
t <sub>w(TAL)</sub>	TAilN input low pulse width	400		ns

## Table 31.69Timer A Input (External Trigger Input in Pulse Width Modulation Mode and<br/>Programmable Output Mode)

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Offic
t <sub>w(TAH)</sub>	TAiIN input high pulse width	400		ns
t <sub>w(TAL)</sub>	TAiIN input low pulse width	400		ns




Figure 31.36 Timer A Input

### **Timing Requirements**

( $V_{CC1} = V_{CC2} = 1.8$  V,  $V_{SS} = 0$  V, at  $T_{opr} = -20$  to  $85^{\circ}$ C/-40 to  $85^{\circ}$ C unless otherwise specified)

Table 31.70	Timer A Input (	Two-Phase Pulse Input ir	Event Counter Mode)
		The Fluse Fulse input in	

Symbol	Symbol Parameter	Stan	Unit	
Symbol		Min.	Max.	Onic
t <sub>c(TA)</sub>	TAilN input cycle time	3		μS
t <sub>su(TAIN-TAOUT)</sub>	TAiOUT input setup time	800		ns
t <sub>su(TAOUT-TAIN)</sub>	TAiIN input setup time	800		ns




Figure 31.37 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 1.8 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

### 31.4.2.4 Timer B Input

### Table 31.71 Timer B Input (Counter Input in Event Counter Mode)


Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on one edge)	300		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width (counted on one edge)	120		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width (counted on one edge)	120		ns
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on both edges)	600		ns
t <sub>w(TBH)</sub>	TBiIN input high pulse width (counted on both edges)	240		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width (counted on both edges)	240		ns

#### Table 31.72 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
t <sub>c(TB)</sub>	TBiIN input cycle time	1000		ns
t <sub>w(TBH)</sub>	TBilN input high pulse width	500		ns
t <sub>w(TBL)</sub>	TBiIN input low pulse width	500		ns

### Table 31.73 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
t <sub>c(TB)</sub>	TBiIN input cycle time	1000		ns
t <sub>w(TBH</sub> )	TBiIN input high pulse width	500		ns
tw(TBL)	TBiIN input low pulse width	500		ns



### Figure 31.38 Timer B Input

### **Timing Requirements**

 $(V_{CC1} = V_{CC2} = 1.8 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20 \text{ to } 85^{\circ}\text{C}/-40 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified})$ 

### 31.4.2.5 Serial Interface

### Table 31.74 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
t <sub>c(CK)</sub>	CLKi input cycle time	800		ns
t <sub>w(CKH)</sub>	CLKi input high pulse width	400		ns
t <sub>w(CKL)</sub>	CLKi input low pulse width	400		ns
t <sub>d(C-Q)</sub>	TXDi output delay time		240	ns
t <sub>h(C-Q)</sub>	TXDi hold time	0		ns
t <sub>su(D-C)</sub>	RXDi input setup time	200		ns
t <sub>h(C-D)</sub>	RXDi input hold time	90		ns





Figure 31.39 Serial Interface

## 31.4.2.6 External Interrupt INTi Input

### Table 31.75 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onic
t <sub>w(INH)</sub>	INTi input high pulse width	1000		ns
t <sub>w(INL)</sub>	INTi input low pulse width	1000		ns
tr(INT)	INTi input rising time		100	μs
tf(INT)	INTi input falling time		100	μs





## 32. Usage Notes

### 32.1 OFS1 Address and ID Code Storage Address

The OFS1 address and ID code storage address are part of flash memory. When writing a program to flash memory, write an appropriate value to those addresses simultaneously.

In the OFS1 address, the MCU state after reset and the function to prevent rewrite in parallel I/O mode are selected. The OFS1 address is 0FFFFh. This is the most significant address of block 0 in the program ROM 1 and upper address of reset vector. Also, the ID code storage address is in block 0 and upper address of the interrupt vector.

When using a compiler to create a program, the reset vector of the interrupt vector is created by the compiler, and the OFS1 address or ID code storage address becomes FFh. Write an appropriate value to those addresses separately. The following is an example of writing to the OFS1 address using an assembler.

ex) Set FEh to the OFS1 address

When using an address control instruction and logical addition: .org 0FFFFCh RESET: .lword start | 0FE000000h

When using an address control instruction: .org 0FFFFCh RESET: .addr start .byte 0FEh

(Program format varies depending on the compiler. Refer to the compiler manual.)

### 32.2 Notes on Noise

Connect a bypass capacitor (approximately 0.1  $\mu$ F) across pins VCC1 and VSS, and pins VCC2 and VSS using the shortest and thickest possible wiring. Figure 32.1 shows the Bypass Capacitor Connection.




Figure 32.1 Bypass Capacitor Connection

# 32.3 Notes on SFRs

## 32.3.1 Register Settings

Table 32.1 lists Registers with Write-Only Bits and registers whose function differs between reading and writing. Set these registers with immediate values. When establishing the next value by altering the existing value, write the existing value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.

Register	Symbol	Address
Watchdog Timer Refresh Register	WDTR	037Dh
Watchdog Timer Start Register	WDTS	037Eh
Timer A0 Register	TA0	0327h to 0326h
Timer A1 Register	TA1	0329h to 0328h
Timer A2 Register	TA2	032Bh to 032Ah
Timer A3 Register	TA3	032Dh to 032Ch
Timer A4 Register	TA4	032Fh to 032Eh
Timer A1-1 Register	TA11	0303h to 0302h
Timer A2-1 Register	TA21	0305h to 0304h
Timer A4-1 Register	TA41	0307h to 0306h
Three-Phase Output Buffer Register 0	IDB0	030Ah
Three-Phase Output Buffer Register 1	IDB1	030Bh
Dead Time Timer	DTT	030Ch
Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	030Dh
UART0 Bit Rate Register	U0BRG	0249h
UART1 Bit Rate Register	U1BRG	0259h
UART2 Bit Rate Register	U2BRG	0269h
UART5 Bit Rate Register	U5BRG	0289h
UART6 Bit Rate Register	U6BRG	0299h
UART7 Bit Rate Register	U7BRG	02A9h
UART0 Transmit Buffer Register	U0TB	024Bh to 024Ah
UART1 Transmit Buffer Register	U1TB	025Bh to 025Ah
UART2 Transmit Buffer Register	U2TB	026Bh to 026Ah
UART5 Transmit Buffer Register	U5TB	028Bh to 028Ah
UART6 Transmit Buffer Register	U6TB	029Bh to 029Ah
UART7 Transmit Buffer Register	U7TB	02ABh to 02AAh
SI/O3 Bit Rate Register	S3BRG	0273h
SI/O4 Bit Rate Register	S4BRG	0277h
I2C0 Control Register 1	S3D0	02B6h
I2C0 Status Register 0	S10	02B8h

Table 32.1 Registers with Write-Only Bits

# 32.4 Notes on Protection

After setting the PRC2 bit to 1 (write enabled), by writing to a given SFR, the PRC2 bit becomes 0 (write disabled). Change the registers protected by the PRC2 bit in the next instruction after setting the PRC2 bit to 1. Make sure there are no interrupts or DMA transfers between the instruction that sets the PRC2 bit to 1 and the next instruction.

# 32.5 Notes on Resets

# 32.5.1 Power Supply Rising Gradient

When supplying power to the MCU, make sure that the power supply voltage applied to the VCC1 pin meets the SVCC conditions.

Symbol	Symbol Parameter		Standard			Unit
Symbol			Min.	Тур.	Max.	Unit
	Power supply Vcc1 rising gradient (Voltage range: 0 V to Vcc1 – 0.5 V)	$1.8~V \le VCC1 < 2.2~V$	0.05			V/ms
SVcc	Power supply VCC1 rising gradient (Voltage range: 0 to 2.0 V)	$2.2~V \leq VCC1 \leq 3.6~V$	0.05			V/ms
	Power supply VCC1 rising gradient (Voltage range: 2.0 V to VCC1)	$3.6 \text{ V} < \text{VCC1} \le 5.5 \text{ V}$			5.5	V/ms




Figure 32.2 SVCC Timing

# 32.5.2 Power-On Reset

Use the voltage monitor 0 reset together with the power-on reset. To use the power-on reset, set the LVDAS bit in the OFS1 address to 0 (voltage monitor 0 reset enabled after hardware reset). In this case, the voltage monitor 0 reset is enabled (the VW0C0 bit and bit 6 in the VW0C register are 1, and the VC25 bit in the VCR2 register is 1) after power-on reset. Do not disable these bits.

# 32.5.3 OSDR Bit (Oscillation Stop Detect Reset Detection Flag)

When an oscillation stop detect reset is generated, the MCU is reset and then stopped. This state is canceled by hardware reset or voltage monitor 0 reset.

Note that the OSDR bit in the RSTFR register value is not affected by a hardware reset, but becomes 0 (not detected) from a voltage monitor 0 reset.

# 32.6 Notes on Clock Generator

## 32.6.1 Oscillation Circuit Using an Oscillator

The following items should be observed when connecting an oscillator:

- The oscillation characteristics are tied closely to the user's board design. Perform a careful evaluation of the board before connecting an oscillator.
- Oscillation circuit structure depends on the oscillator. The M16C/63 Group MCU contains a feedback resistor, but an additional external feedback resistor may be required. Contact the oscillator manufacturer regarding circuit constants, as they are dependent on the oscillator or stray capacitance of the mounted circuit.
- Check output from the CLKOUT pin to confirm that the clock generated by the oscillation circuit is properly transmitted to the MCU.

The procedure for outputting a clock from the CLKOUT pin is listed below. Set the clock output from the CLKOUT pin to f(BCLK) or lower.

Outputting the main clock


- (1) Set the PRC0 bit in the PRCR register to 1 (write enabled).
- (2) Set the CM07 bit in the CM0 register, and the CM21 bit in the CM2 register all to 0 (main clock selected).
- (3) Select the clock output from the CLKOUT pin (see the table below).
- (4) Set the PRC0 bit in the PRCR register to 0 (write disabled).

Table 32.2	Output from CLKOUT Pin When Selecting Main Clock
------------	--

Bit Setting		
PCLKR register	CM0 register	Output from the CLKOUT Pin
PCLK5 bit	Bits CM01 to CM00	
1	00b	Clock with the same frequency as the main clock
0	10b	Main clock divided by 8
0	11b	Main clock divided by 32

Outputting the sub clock

- (1) Set the PRC0 bit in the PRCR register to 1 (write enabled).
- (2) Set the CM07 bit in the CM0 register to 1 (sub clock selected).
- (3) Set the PCLK5 bit in the PCLKR register to 0, and bits CM01 to CM00 in the CM0 register to 01b (fC output from CLKOUT pin).
- (4) Set the PRC0 bit in the PRCR register to 0 (write disabled).






# 32.6.2 Noise Countermeasure

# 32.6.2.1 Clock I/O Pin Wiring

- Connect the shortest possible wiring to the clock I/O pin.
- Connect (a) the capacitor's ground lead connected to the oscillator, and (b) the MCU's VSS pin, with the shortest possible wiring (maximum 20 mm).





Reason:


If noise enters the clock I/O pin, the clock waveform becomes unstable, which causes an error in operation or a program runaway. Also, if a potential difference attributed to the noise occurs between the VSS level of the MCU and the VSS level of the oscillator, an accurate clock is not input to the MCU.

# 32.6.2.2 Large Current Signal Line

For large currents that exceed the MCU's current range, wire the signal lines as far away from the MCU as possible (especially the oscillator).

#### Reason:

In the system using the MCU, there are signal lines for controlling motors, LEDs, and thermal heads. When a large current flows through these signal lines, noise is generated due to mutual inductance.





## 32.6.2.3 Signal Line Whose Level Changes at a High-Speed

For a signal line whose level changes at a high-speed, wire it as far away from the oscillator and the oscillator wiring pattern as possible. Do not wire it across or extend it parallel to a clock-related signal line or other signal lines which are sensitive to noise.

Reason:

A signal whose level changes at a high-speed (such as the signal from the TAiOUT pin) affects other signal lines due to the level change at rising or falling edges. Specifically, when the signal line crosses the clock-related signal line, the clock waveform becomes unstable, which causes an error in operation or a program runaway.




Figure 32.6 Wiring of Signal Line Whose Level Changes at High-Speed

### 32.6.3 CPU Clock

When an external clock is input from the XIN pin and the main clock is used as the CPU clock, do not stop the external clock.

# 32.6.4 Oscillation Stop/Restart Detect Function

- In the following cases, set the CM20 bit to 0 (oscillation stop/restart detect function disabled), and then change the setting of each bit.
  - When the CM05 bit is set to 1 (main clock stopped)
  - When the CM10 bit is set to 1 (stop mode)
- To enter wait mode while using the oscillation stop/restart detect function, set the CM02 bit to 0 (peripheral function clock f1 not turned off during wait mode).
- This function cannot be used if the main clock frequency is 2 MHz or lower. In that case, set the CM20 bit to 0 (oscillation stop/restart detect function disabled).
- While the CM27 bit is 1 (oscillation stop/restart detect interrupt), when the FRA01 bit is 1 (40 MHz on-chip oscillator selected), set the FRA00 bit to 1 (40 MHz on-chip oscillator on). (Do not set the FRA00 bit to 0 while FRA01 bit is 1, and vice versa.)

# 32.7 Notes on Power Control

# 32.7.1 CPU Clock

When switching the CPU clock's clock source, wait until oscillation of the switch destination is stable before switching sources.

# 32.7.2 Wait Mode

• Insert four or more NOP instructions following the WAIT instruction. When entering wait mode, because the instruction queue prefetches instructions that follow the WAIT instruction, prefetched instructions are sometimes executed prior to the interrupt routine used to exit wait mode.

The following is an example program for entering wait mode:

FSET	I	•
WAIT		; Enter wait mode
NOP		; Insert at least four NOP instructions
NOP		
NOP		
NOP		

• Do not enter wait mode when the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled). To enter wait mode, set the FMR23 bit to 0 (low current consumption read mode disabled) and the FMR01 bit to 0 (CPU rewrite mode disabled), disable DMA transfer, then execute the WAIT instruction.

# 32.7.3 Stop Mode

- When exiting stop mode by hardware reset, drive the RESET pin low until main clock oscillation is stabilized.
- Set the MR0 bit in the TAiMR register (i = 0 to 4) to 0 (pulse not output) when using timer A to exit stop mode.
- When entering stop mode, insert a JMP.B instruction immediately after executing an instruction that sets the CM10 bit in the CM1 register to 1 (stop mode), and then insert at least four NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to 1. Thus, some of the instructions may be executed before the MCU enters stop mode or before the interrupt routine for returning from stop mode.

The following is an example program for entering stop mode:

Program Example:	FSET	I	
	BSET	0, CM1	; Enter stop mode
	JMP.B	L2	; Insert a JMP.B instruction
L2:			
	NOP		; At least four NOP instructions
	NOP		
	NOP		
	NOP		

• Do not enter stop mode when the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled). To enter stop mode, execute an instruction to set the CM10 bit in the CM1 register to 1 (stop mode) after setting the FMR23 bit to 0 (low current consumption read mode disabled), setting the FMR01 bit to 0 (CPU rewrite mode disabled), and disabling DMA transfer.

# 32.7.4 Low Current Consumption Read Mode

- Enter low current consumption read mode through slow read mode (see Figure 9.4 "Setting and Canceling Low Current Consumption Read Mode").
- When the FMR23 bit in the FMR2 register is 1 (low current consumption read mode enabled), do not set the FMSTP bit to 1 (flash memory stopped). Also, when the FMSTP bit is 1, do not set the FMR23 bit to 1.

# 32.8 Notes on Processor Mode

## Note

Do not use memory expansion mode and microprocessor mode in the 80-pin package. Also when VCC2 < 2.7 V, do not use memory expansion mode and microprocessor mode.

### 32.9 Notes on Bus

Note

Do not use bus control pins for the 80-pin package. Also when VCC2 < 2.7 V, do not use bus control pins.

### 32.9.1 Reading Data Flash

When 1.8 V  $\leq$  VCC1  $\leq$  3.0 V, one wait must be inserted to read the data flash. Use the PM17 bit or the FMR17 bit to insert one wait.

#### 32.9.2 External Bus

When a hardware reset, power-on reset, or voltage monitor 0 reset is performed with a high-level input on the CNVSS pin, the internal ROM cannot be read.

#### 32.9.3 External Access Immediately after Writing to the SFRs

When accessing an external device after writing to the SFRs, the write signal and  $\overline{CSi}$  signal switch simultaneously. Thus, adjust the capacity of each signal so as not to delay the write signal.

## 32.9.4 Wait and RDY

Do not use the RDY function when bits CSEi1W to CSEi0W in the CSE register are 11b.

# 32.10 Notes on Memory Space Expansion Function

Note

Do not use this function for the 80-pin package. Also when VCC2 < 2.7 V, do not use this function.

## 32.11 Notes on Programmable I/O Ports

Note

P1, P4\_4 to P4\_7, P7\_2 to P7\_5, and P9\_1 of the 80-pin package have no external connections. Program the direction bits of these ports to 1 (output mode) and the output data to 0 (low level).

### 32.11.1 Influence of the SD Input

If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is 1 (threephase output forcible cutoff by input on the  $\overline{SD}$  pin enabled), pins P7\_2 to P7\_5 and P8\_0 and P8\_1 become high-impedance.

#### 32.11.2 Influence of SI/O3 and SI/O4

Setting the SM32 bit in the S3C register to 1 causes the P9\_2 pin to become high-impedance. Similarly, setting the SM42 bit in the S4C register to 1 causes the P9\_6 pin to become high-impedance.

#### 32.11.3 80-Pin Package

Set the direction bits of the ports corresponding to P1, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 to 1 (output mode). Set the output data to 0 (low-level signal).

#### 32.12 Notes on Interrupts

Note

Do not use INT3 to INT5 for the 80-pin package.

### 32.12.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from address 00000h during the interrupt sequence. At this time, the IR bit of the accepted interrupt is cleared to 0 (interrupt not requested).

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts becomes 0. Thus, some problems may be caused: interrupts may be canceled, or an unexpected interrupt request may be generated.

### 32.12.2 SP Setting

Set a value in the SP (USP, ISP) before accepting an interrupt. The SP (USP, ISP) is set to 0000h after reset. Therefore, if an interrupt is accepted before setting a value in the SP (USP, ISP), the program may go out of control.

Especially when using an  $\overline{\text{NMI}}$  interrupt, set a value in the ISP at the beginning of the program. For the first instruction after reset only, all interrupts including the  $\overline{\text{NMI}}$  interrupt are disabled.

### 32.12.3 NMI Interrupt

- When not using the NMI interrupt, set the PM24 bit in the PM2 register to 0 (NMI interrupt disabled).
- The NMI interrupt is disabled after reset. The NMI interrupt is enabled by setting the PM24 bit in the PM2 register to 1. Set the PM24 bit to 1 when a high-level signal is applied to the NMI pin. When the PM24 bit is set to 1 while a low-level signal is applied, an NMI interrupt is generated. Once the NMI interrupt is enabled, it cannot be disabled until the MCU is reset.
- Stop mode cannot be entered while the PM24 bit is 1 (NMI interrupt enabled) and input on the NMI pin is low. When input on the NMI pin is low, the CM10 bit in the CM1 register is fixed to 0.
- Do not enter wait mode while the PM24 bit is 1 (NMI interrupt enabled) and input on the NMI pin is low because the CPU clock remains active even though the CPU stops, and therefore, current consumption of the chip does not drop. In this case, normal condition is restored by the next interrupt generated.
- Set the low- and high-level durations of the input signal to the NMI pin to 2 CPU clock cycles + 300 ns or more.

## 32.12.4 Changing an Interrupt Source

When the interrupt source is changed, the IR bit in the interrupt control register may inadvertently become 1 (interrupt requested). To use an interrupt, change the interrupt source, and then set the IR bit to 0 (interrupt not requested).

In this section, the changing of an interrupt source refers to all elements (e.g. changing the mode of a peripheral function) used in changing the interrupt source, polarity, and timing assigned to each software interrupt number. When using an element to change the interrupt source, polarity, or timing, make the change before setting the IR bit to 0 (interrupt not requested). Refer to the descriptions of the individual peripheral functions for details of the peripheral function interrupts.

Figure 32.7 shows the Procedure for Changing the Interrupt Generate Factor.




Figure 32.7 Procedure for Changing the Interrupt Generate Factor

### 32.12.5 Rewriting the Interrupt Control Register

To modify the interrupt control register, follow either of the procedures below:

- Modify in places where no requests for the interrupt control register may occur.
- If an interrupt request can be generated, disable that interrupt and then rewrite the interrupt control register.

When using the I flag to disable an interrupt, set the I flag as shown in the sample program code below. (Refer to 32.12.6 "Instruction to Rewrite the Interrupt Control Register" for rewriting the interrupt control registers using the sample program code.)

Examples 1 through 3 show how to prevent the I flag from becoming 1 (interrupt enabled) before the contents of the interrupt control register is rewritten, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to pause the program until the interrupt control register is modified

INT_SWITCH	11:			
FCLR	I	; Disable interrupts.		
AND.B	#00H, 0055H	; Set the TA0IC register to 00h.		
NOP		•		
NOP				
FSET	I	; Enable interrupts.		
The number of the NOP instructions is as follows:				

When not using the  $\overline{\text{HOLD}}$  function: 2, when using the  $\overline{\text{HOLD}}$  function: 4.

Example 2: Using a dummy read to delay the FSET instruction

INT_SWITCH2	2:	
FCLR	I	; Disable interrupts.
AND.B	#00H, 0055H	; Set the TA0IC register to 00h.
MOV.W	MEM, R0	; <u>Dummy read</u> .
FSET	I	; Enable interrupts.

Example 3: Using the POPC instruction to change the I flag

		5 5	
INT_SWITCH3	:		
PUSHC	FLG		
FCLR	I	; Disable interrupts.	
AND.B	#00H, 0055H	; Set the TA0IC register to 00h	۱.
POPC	FLG	; Enable interrupts.	

### 32.12.6 Instruction to Rewrite the Interrupt Control Register

- Do not use the BTSTC and BTSTS instructions to rewrite the interrupt control registers.
- Use the AND, OR, BCLR, BSET, or MOV instruction to rewrite interrupt control registers. When an interrupt request is generated for the register being rewritten while executing an AND, OR, BCLR, or BSET instruction, the IR bit becomes 1 (interrupt requested) and remains 1.

# 32.12.7 INT Interrupt

- Either a low level of at least tw(INL) width or a high level of at least tw(INH) width is necessary for the signal input to pins INT0 through INT7 regardless of the CPU operation clock.
- If the POL bit in registers INT0IC to INT7IC, bits IFSR7 to IFSR0 in the IFSR register, or bits IFSR31 to IFSR30 in the IFSR3A register are changed, the IR bit may inadvertently become 1 (interrupt requested). Be sure to set the IR bit to 0 (interrupt not requested) after changing any of these register bits.

# 32.13 Notes on Watchdog Timer

After a watchdog timer interrupt is generated, use the WDTR register to refresh the watchdog timer counter.

# 32.14 Notes on DMAC

## 32.14.1 Write to the DMAE Bit in the DMiCON Register (i = 0 to 3)

When both of following conditions are met, follow steps (1) and (2) below.

• Write a 1 (DMAi is in active state) to the DMAE bit when it is 1.

• A DMA request may be generated at the same time the DMAE bit is being written.

Steps

- (1) Set bits DMAE and DMAS in the DMiCON register to 1 simultaneously <sup>(1)</sup>.
- (2) Make sure that the DMAi circuit is in an initialized state <sup>(2)</sup> in a program. If the DMAi is not in an initialized state, repeat these two steps.

Notes:

 The DMAS bit remains unchanged even if set to 1. However, it becomes 0 when set to 0 (DMA not requested). To prevent the DMAS bit from being modified to 0, 1 should be written to the DMAS bit when 1 is written to the DMAE bit. This setting allows the DMAS bit to retain its value previous to being rewritten.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, set the DMAS bit to 1 to retain the DMA request that was generated while executing the instruction.

2. Read the TCRi register to verify whether the DMAi is in an initialized state. If the read value is equal to a value that was written to the TCRi register before DMA transfer starts, the DMAi is in an initialized state. (When a DMA request is generated after writing to the DMAE bit, the read value is a value written to the TCRi register minus 1.) If the read value is a value in the middle of a transfer, the DMAi is not in an initialized state.

### 32.14.2 Changing the DMA Request Source

When the DMS bit or bits DSEL4 to DSEL0 in the DMiSL register are changed, the DMAS bit in the DMiCON sometimes becomes 1 (DMA requested). Set the DMAS bit to 0 (DMA not requested) after the DMS bit or bits DSEL4 to DSEL0 in the DMiSL register are changed.

### 32.15 Notes on Timer A

Note

The 80-pin package does not have pins TA1IN, TA1OUT, TA2IN and TA2OUT. Do not use functions associated with these pins.

#### 32.15.1 Common Notes on Multiple Modes

#### 32.15.1.1 Register Setting

The timer stops after reset. Set the mode, count source, counter value, etc., using registers TAiMR, TAi, TAi1, UDF, TRGSR, PWMFS, TACS0 to TACS2, TAPOFS, TCKDIVC0, PCLKR, and bits TAZIE, TA0TGL, and TA0TGH in the ONSF register before setting the TAiS bit in the TABSR register to 1 (count started) (i = 0 to 4).

Set the TCDIV00 bit in the TCKDIVC0 register before setting other registers associated with timer A. After changing the TCDIV00 bit, set other registers associated with timer A again.

Always make sure registers TAiMR, UDF, TRGSR, PWMFS, TACS0 to TACS2, TAPOFS, TCKDIVC0, PCLKR, and bits TAZIE, TA0TGL, TA0TGH in the ONSF register are modified while the TAiS bit is 0 (count stopped), regardless of whether after reset or not.

#### 32.15.2 Timer A (Timer Mode)

#### 32.15.2.1 Read from Timer

While counting, the counter value can be read at any time by reading the TAi register. However, if the counter is read at the same time as it is reloaded, the read value is FFFFh. Also, if the counter is read before it starts counting, or after a value is set in the TAi register while not counting, the set value is read.

### 32.15.3 Timer A (Event Counter Mode)

#### 32.15.3.1 Read from Timer

While counting, the counter value can be read at any time by reading the TAi register. However, while reloading, FFFFh can be read in underflow, and 0000h in overflow. When the counter is read before it starts counting and after a value is set in the TAi register while not counting, the set value is read.

# 32.15.4 Timer A (One-Shot Timer Mode)

## 32.15.4.1 Stop While Counting

When setting the TAiS bit to 0 (count stopped), the following occurs:

- The counter stops counting and the contents of the reload register are reloaded.
- The TAiOUT pin outputs a low-level signal when the POFSi bit in the TAPOFS register is 0, and outputs a high-level signal when it is 1.
- After one cycle of the CPU clock, the IR bit in the TAiIC register becomes 1 (interrupt requested).

### 32.15.4.2 Delay between the Trigger Input and Timer Output

As the one-shot timer output is synchronized with an internally generated count source, when an external trigger is selected, a maximum 1.5 cycle delay of the count source occurs between the trigger input to the TAIIN pin and timer output.

# 32.15.4.3 Changing Operating Modes

The IR bit becomes 1 when the timer operating mode is set with any of the following:

- Selecting one-shot timer mode after reset
- Changing the operating mode from timer mode to one-shot timer mode
- Changing the operating mode from event counter mode to one-shot timer mode

To use the timer Ai interrupt (IR bit), set the IR bit to 0 after the changes listed above are made.

## 32.15.4.4 Retrigger

When a trigger occurs while counting, the counter reloads the reload register to continue counting after generating a retrigger and decrementing once. To generate a trigger while counting, generate a retrigger after more than one cycle of the timer count source has elapsed following the previous trigger.

When an external trigger is generated, do not generate a retrigger for 300 ns before the count value becomes 0000h. The one-shot timer may stop counting.

# 32.15.5 Timer A (Pulse Width Modulation Mode)

### 32.15.5.1 Changing Operating Modes

The IR bit becomes 1 when setting a timer operating mode with any of the following:

- Selecting PWM mode or programmable output mode after reset
- Changing the operating mode from timer mode to PWM mode or programmable output mode
- Changing the operating mode from event counter mode to PWM mode or programmable output mode

To use the timer Ai interrupt (IR bit), set the IR bit to 0 by a program after the changes listed above are made.

#### 32.15.5.2 Stop While Counting

When setting the TAiS bit to 0 (count stopped) during PWM pulse output, the following occur: When the POFSi bit in the TAPOFS register is 0:

- Counting stops
- When the TAiOUT pin is high, the output level goes low and the IR bit becomes 1.
- When the TAiOUT pin is low, both the output level and the IR bit remain unchanged.

When the POFSi bit in the TAPOFS register is 1:

- Stop counting.
- If the TAiOUT pin output is low, the output level goes high and the IR bit is set to 1.
- If the TAiOUT pin output is high, both the output level and the IR bit remain unchanged.

# 32.15.6 Timer A (Programmable Output Mode)

### 32.15.6.1 Changing the Operating Mode

The IR bit becomes 1 when setting a timer operating mode with any of the following:

- Selecting PWM mode or programmable output mode after reset
- Changing the operating mode from timer mode to PWM mode or programmable output mode
- Changing the operating mode from event counter mode to PWM mode or programmable output mode

To use the timer Ai interrupt (IR bit), set the IR bit to 0 by a program after the changes listed above are made.

### 32.15.6.2 Stop While Counting

When setting the TAiS bit to 0 (count stopped) during pulse output, the following occur: When the POFSi bit in the TAPOFS register is 0:

- Counting stops.
- When the TAiOUT pin is high, the output level goes low.
- When the TAiOUT pin is low, the output level remains unchanged.
- The IR bit remains unchanged.

When the POFSi bit in the TAPOFS register is 1:

- Counting stops
- When the TAiOUT pin output is low, the output level goes high.
- When the TAiOUT pin output is high, the output level remains unchanged.
- The IR bit remains unchanged.

## 32.16 Notes on Timer B

Note

The 80-pin package does not have the TB1IN pin. Do not use functions associated with this pin.

### 32.16.1 Common Notes on Multiple Modes

#### 32.16.1.1 Register Setting

The timer is stopped after reset. Set the mode, count source, etc., using registers TBiMR, TBCS0 to TBCS3, TBi, TCKDIVC0, PCLKR, PPWFS1, and PPWFS2 before setting the TBiS bit in the TABSR or TBSR register to 1 (count started) (i = 0 to 5).

Always make sure registers TBiMR, TBCS0 to TBCS3, TCKDIVC0, PCLKR, PPWFS1, and PPWFS2 are modified while the TBiS bit is 0 (count stopped), regardless of whether after reset or not.

### 32.16.2 Timer B (Timer Mode)

#### 32.16.2.1 Read from Timer

While counting, the counter value can be read at any time by reading the TBi register. However, FFFFh is read while reloading. When the counter is read before it starts counting and after a value is set in the TBi register while not counting, the set value is read.

### 32.16.3 Timer B (Event Counter Mode)

#### 32.16.3.1 Read from Timer

While counting, the counter value can be read at any time by reading the TBi register. However, FFFFh is read while reloading. When the counter is read before it starts counting and after a value is set in the TBi register while not counting, the set value is read.

## 32.16.4 Timer B (Pulse Period/Pulse Width Measurement Modes)

### 32.16.4.1 The MR3 Bit in the TBiMR Register

To clear the MR3 bit to 0 by writing to the TBiMR register while the TBiS bit is 1 (count started), be sure to set the same value as previously set to bits TMOD0, TMOD1, MR0, MR1, TCK0, and TCK1, and set bit 4 to 0.

### 32.16.4.2 Interrupts

The IR bit in the TBilC register becomes 1 (interrupt requested) when an active edge of a measurement pulse is input or timer Bi overflows (i = 0 to 5). The source of an interrupt request can be determined using the MR3 bit in the TBiMR register within the interrupt routine.

Use the IR bit in the TBiIC register to detect overflows only. Use the MR3 bit only to determine the interrupt source.

#### 32.16.4.3 Operations between Count Start and the First Measurement

When a count is started and the first active edge is input, an undefined value is transferred to the reload register. At this time, a timer Bi interrupt request is not generated.

The value of the counter is undefined after reset. If a count is started in this state, the MR3 bit may become 1 and a timer Bi interrupt request may be generated after the count starts before an active edge is input. When a value is set in the TBi register while the TBiS bit is 0 (count stopped), the same value is written to the counter.

#### 32.16.4.4 Pulse Period Measurement Mode

When active edge and overflow are generated simultaneously, input is not recognized at the active edge because an interrupt request is generated only once. Use this mode so an overflow is not generated, or use pulse width measurement.

#### 32.16.4.5 Pulse Width Measurement Mode

In pulse width measurement, pulse widths are measured successively. Check whether the measurement result is a high-level width or a low-level width in the user program.

When an interrupt request is generated, read the TBiIN pin level inside the interrupt routine, and check whether it is the edge of an input pulse or overflow. The TBiIN pin level can be read from bits in the register of ports sharing a pin.

# 32.17 Notes on Three-Phase Motor Control Timer Function

Note

Do not use this function for the 80-pin package.

### 32.17.1 Timer A and Timer B

Refer to 17.5 "Notes on Timer A" and 18.5 "Notes on Timer B".

#### 32.17.2 Forced Cutoff Input

The following pins are affected by the three-phase forced cutoff due to the SD pin input: P7\_2/CLK2/TA1OUT/V, P7\_3/CTS2/RTS2/TA1IN/V, P7\_4/TA2OUT/W, P7\_5/TA2IN/W, P8\_0/TA4OUT/RXD5/SCL5/U, P8\_1/TA4IN/CTS5/RTS5/U

# 32.18 Notes on Real-Time Clock

### 32.18.1 Register Setting (Time Data, etc.)

Write to the following registers/bits when the RUN bit in the TRHCR register is 0 (count stopped):

- Registers TRHSEC, TRHMIN, TRHHR, TRHWK, TRHDY, TRHMON, TRHYR, and TRHIER
- Bits TRHOE, HR 24, and PM in the TRHCR register
- Bits OS2 to OS1 in the TRHCSR register

Set the TRHIER register after setting other registers and bits mentioned above (immediately before the real-time clock count starts).

## 32.18.2 Register Setting (Alarm Data)

Write to the following registers when the BSY bit in the TRHSEC register is 0 (not while data is updated).

• Registers TRHAMN, TRHAHR, and TRHAWK

# 32.18.3 Time Reading Procedure of Real-Time Clock Mode

In real-time clock mode, read time data bits <sup>(1)</sup> when the BSY bit in the TRHSEC register is 0 (not while data is updated).

When reading multiple registers, if data is rewritten between reading registers, an errant time will be read. To prevent this, use the procedure below when reading:

- Using an interrupt Read necessary contents of time data bits in the real-time clock periodic interrupt routine.
- Monitoring by a program 1 Monitor the IR bit in the RTCTIC register by a program and read necessary contents of time data bits after the IR bit becomes 1 (periodic interrupt requested).
- Monitoring by a program 2 Read the time data according to Figure 32.8 "Time Data Reading".




Figure 32.8 Time Data Reading

Also, when reading multiple registers, read them as continuously as possible.

Note:

 Time data bits are as follows: Bits SC12 to SC10 and SC03 to SC00 in the TRHSEC register Bits MN12 to MN10 and MN03 to MN00 in the TRHMIN register Bits HR11 to HR10 and HR03 to HR00 in the TRHHR register Bits WK2 to WK0 in the TRHWK register The PM bit in the TRHCR register Bits DY11 to DY10 and DY03 to DY00 in the TRHDY register Bits MO10 and MO03 to MO00 in the TRHMON register Bits YR13 to YR10 and YR03 to YR00 in the TRHYR register

# 32.19 Notes on Pulse Width Modulator

#### Note

The 80-pin package does not have pins P4\_6 and P4\_7. Use pins P9\_3 and P9\_4 for PWM0 and PWM1 output.

# 32.20 Notes on Remote Control Signal Receiver

#### Note

The 80-pin package does not have the PMC1 pin. Use the PMC0 pin for external pulse input.

### 32.20.1 Starting/Stopping PMCi

The EN bit in the PMCiCON0 register controls the start/stop of PMCi. The ENFLG bit in the PMCiCON2 register indicates that the operation started/stopped.

The PMCi circuit starts operating by setting the EN bit to 1 (operation enabled) and the ENFLG bit becomes 1 (operating). After setting the EN bit to 1, it takes up to two cycles of the count source before the ENFLG bit becomes 1. During this period, do not access bits or registers associated with the PMCi (registers listed in Table 22.4 and Table 22.5 "register structure (PMCi circuit)") except for the ENFLG bit.

When the EN bit is set to 0 (operation disabled), the PMCi circuit stops operating and the ENFLG bit becomes 0 (operation stopped). After setting the EN bit to 0, it takes up to one cycle of the count source before the ENFLG bit becomes 0.

#### 32.20.2 Reading the Register

When the following registers are read while data changes, an undefined value may be read. Flags in registers PMCiCON2 and PMCiSTS

Registers PMCiTIM, PMC0DAT0 to PMC0DAT5, PMCiBC, and PMC0RBIT

Follow the procedures below to avoid reading the undefined value.

In pattern match mode

• Using an interrupt

Set the DRINT bit in the PMCiINT register to 1 (data reception complete interrupt enabled) and read the registers within the PMCi interrupt routine.

• Monitoring by a program 1

Set the DRINT bit in the PMCiINT register to 1 (data reception complete interrupt enabled) and monitor the IR bit in the PMCiIC register by a program. Read the registers when the IR bit becomes 1 (interrupt request is generated).

• Monitoring by a program 2

- (1) Monitor the DRFLG bit in the PMCiSTS register.
- (2) When the DRFLG bit becomes 1, monitor the DRFLG bit until it becomes 0.
- (3) Read the necessary content of the registers when the DRFLG bit becomes 0.

In input capture mode

• Using an interrupt

Set the TIMINT bit in the PMCiINT register to 1 (timer measure interrupt enabled) and read the registers within the PMCi interrupt routine.

Monitoring by a program 1

Set the TIMINT bit in the PMCiINT register to 1 (timer measure interrupt enabled) and monitor the IR bit in the PMCiIC register by a program. Read the registers when the IR bit becomes 1 (interrupt request is generated).

# 32.21 Notes on Serial Interface UARTi (i = 0 to 2, 5 to 7)

Note

The 80-pin package does not have pins CLK2 and CTS2/RTS2 for UART2. Do not use functions associated with these pins. UART6 and UART7 are not included.

### 32.21.1 Common Notes on Multiple Modes

### 32.21.1.1 Influence of SD

When a low-level signal is applied to the  $\overline{SD}$  pin while the IVPCR1 bit in the TB2SC register is 1 (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), following pins become high-impedance: P7\_2/CLK2/TA1OUT/V, P7\_3/ $\overline{CTS2}/\overline{RTS2}/TA1IN/\overline{V}$ , P7\_4/TA2OUT/W, P7\_5/TA2IN/ $\overline{W}$ , P8\_0/TA4OUT/RXD5/SCL5/U, P8\_1/TA4IN/ $\overline{CTS5}/\overline{RTS5}/\overline{U}$ 

#### 32.21.1.2 Register Setting

Set the OCOSEL0 or OCOSEL1 bit in the UCLKSEL0 register before setting other registers associated with UART0 to UART2 or UART5 to UART7. After changing the OCOSEL0 or OCOSEL1 bit, set other registers associated with UART0 to UART2 or UART5 to UART5 to UART7 again.

#### 32.21.1.3 CLKi Output

(Technical update number: TN-M16C-A178A/E)

When using the N-channel open drain output as an output mode of the CLKi pin, use following procedure to change the pin function:

When changing the pin function from the port to CLKi.

- (1) Set bits SMD2 to SMD0 in the UiMR register to a value other than 000b to select serial interface mode.
- (2) Set the NODC bit in the UiSMR3 register to 1.
- When changing the pin function from CLKi to the port.
  - (1) Set the NODC bit to 0.
  - (2) Set bits SMD2 to SMD0 to 000b to disable the serial interface.

#### 32.21.2 Clock Synchronous Serial I/O Mode

#### 32.21.2.1 Transmission/Reception

When the  $\overline{\text{RTS}}$  function is used with an external clock, the  $\overline{\text{RTSi}}$  pin (i = 0 to 2, 5 to 7) outputs a lowlevel signal, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{\text{RTSi}}$  pin outputs a high-level signal when a receive operation starts. Therefore, transmit timing and receive timing can be synchronized by connecting the  $\overline{\text{RTSi}}$  pin to the  $\overline{\text{CTSi}}$  pin on the transmitting side. The  $\overline{\text{RTS}}$  function is disabled when an internal clock is selected.

### 32.21.2.2 Transmission

When selecting an external clock, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transmit and receive clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transmit and receive clock).

- The TE bit in the UiC1 register is 1 (transmission enabled).
- The TI bit in the UiC1 register is 0 (data present in the UiTB register).
- When the  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTSi}}$  pin is low.

### 32.21.2.3 Reception

In clock synchronous serial I/O mode, a shift clock is generated by activating a transmitter. Set the UARTi-associated registers for a transmit operation even if the MCU is used for a receive operations only. Dummy data is output from the TXDi pin (i = 0 to 2, 5 to 7) while receiving.

When an internal clock is selected, a shift clock is generated by setting the TE bit in the UiC1 register to 1 (transmission enabled) and placing dummy data in the UiTB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), set dummy data in the UiTB register, and input an external clock to the CLKi pin to generate a shift clock.

If data is received consecutively, an overrun error occurs when the RI bit in the UiC1 register is 1 (data present in the UiRB register) and the next receive data is received in the UARTi receive register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). At this time, the UiRB register is undefined. When an overrun error occurs, program the transmitting and receiving sides to retransmit the previous data. If an overrun error occurs again, the IR bit in the SiRIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the UiTB register for each receive operation.

When selecting an external clock, the following conditions must be met while the external clock is held high when the CKPOL bit is 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held low when the CKPOL bit is 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock).

- The RE bit in the UiC1 register is 1 (reception enabled).
- The TE bit in the UiC1 register is 1 (transmission enabled).
- The TI bit in the UiC1 register is 0 (data present in the UiTB register).

# 32.21.3 UART (Clock Asynchronous Serial I/O) Mode

#### 32.21.3.1 Transmission/Reception

When the  $\overline{\text{RTS}}$  function is used with an external clock, the  $\overline{\text{RTSi}}$  pin (i = 0 to 2, 5 to 7) outputs a lowlevel signal, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{\text{RTSi}}$  pin outputs a high-level signal when a receive operation starts. Therefore, transmit timing and receive timing can be synchronized by connecting the  $\overline{\text{RTSi}}$  pin to the  $\overline{\text{CTSi}}$  pin on the transmitting side. The  $\overline{\text{RTS}}$  function is disabled when an internal clock is selected.

#### 32.21.3.2 Transmission

When an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) is 0 (transmit data output at the falling edge and receive data input at the rising edge of the transmit and receive clock), or while the external clock is held low when the CKPOL bit is 1 (transmit data output at the rising edge and receive data input at the falling edge of the transmit and receive clock).

- The TE bit in the UiC1 register is 1 (transmission enabled).
- The TI bit in the UiC1 register is 0 (data present in the UiTB register).
- When the  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTSi}}$  pin is low.

#### 32.21.4 Special Mode 1 (I<sup>2</sup>C Mode)

#### 32.21.4.1 Generating Start and Stop Conditions

When generating start, stop, and restart conditions, set the STSPSEL bit in the UiSMR4 register (i = 0 to 2, 5 to 7) to 0 and wait for more than a half cycle of the transmit/receive clock. Then set each condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.

#### 32.21.4.2 IR Bit

Set the following bits first, and then set the IR bit in the UARTi interrupt control registers to 0 (interrupt not requested).

Bits SMD2 to SMD0 in the UiMR register, the IICM bit in the UiSMR register, the IICM2 bit in the UiSMR2 register, the CKPH bit in the UiSMR3 register

#### 32.21.5 Special Mode 4 (SIM Mode)

After reset, a transmit interrupt request is generated by setting bits U2IRS and U2ERE in the U2C1 register to 1 (transmission completed) and 1 (error signal output), respectively. Therefore, when using SIM mode, make sure to set the IR bit to 0 (interrupt not requested) after setting these bits.

## 32.22 Notes on SI/O3 and SI/O4

Note

The 80-pin package does not have the SIN3 pin for SI/O3. SI/O3 is used for transmission only. No reception is possible.

## 32.22.1 SOUTi Pin Level When SOUTi Output Is Disabled

When the SMi2 bit in the SiC register is set to 1 (SOUTi output disabled), the target pin becomes highimpedance regardless of which pin function being used.

### 32.22.2 External Clock Control

The data written to the SiTRR register shifts each time the external clock is input. When completing data transmission/reception of the eighth bit, read or write to the SiTRR register before inputting the clock for the next data transmission/reception.

### 32.22.3 Register Access

Set the SM22 bit in the S34C2 register before setting other registers associated with SI/O3 and SI/O4. After changing the SM22 bit, set other registers associated with SI/O3 and SI/O4 again.

## 32.22.4 Register Access When Using the External Clock

When the SMi6 bit in the SiC register is 0 (external clock), write to the SMi7 bit in the SiC register and SiTRR register under the following conditions:

- When the SMi4 bit in the SiC register is 0 (transmit data is output at the falling edge of transmit/receive clock and receive data is input at the rising edge): CLKi input is high level.
- When the SMi4 bit in the SiC register is 1 (transmit data is output at the rising edge of transmit/receive clock and receive data is input at the falling edge): CLKi input is low level.

### 32.22.5 SiTRR Register Access

Write transmit data to the SiTRR register while transmission/reception is stopped. Read receive data from the SiTRR register while transmission/reception is stopped.

The IR bit in the SiIC register becomes 1 (interrupt requested) during output of the eighth bit.

When the SM26 bit (SOUT3) or SM27 bit (SOUT4) in the S34C2 register is 0 (high-impedance after transmission), the SOUTi pin becomes high-impedance when the transmit data is written to the SiTRR register immediately after an interrupt request is generated, and the hold time of the transmit data becomes shorter.

### 32.22.6 Pin Function Switch When Using the Internal Clock

If the SMi3 bit in the SiC register (i = 3, 4) changes from 0 (I/O port) to 1 (SOUTi output, CLKi function) when setting the SMi2 bit to 0 (SOUTi output) and the SMi6 bit to 1 (internal clock), the SOUTi initial value set to the SOUTi pin by the SMi7 bit may be output for about 10 ns. Then, the SOUTi pin becomes high-impedance.

If the output level from the SOUTi pin when the SMi3 bit changes from 0 to 1 becomes a problem, set the SOUTi initial value by the SMi7 bit.

### 32.22.7 Operation after Reset When Selecting the External Clock

When the SMi6 bit in the SiC register is 0 (external clock) after reset, the IR bit in the SiIC register becomes 1 (interrupt requested) by inputting the external clock for 8 bits to the CLKi pin. This will also occur even when the SMi3 bit in the SiC register is 0 (serial interface disabled) or before a value is written to the SiTRR register.

## 32.23 Notes on Multi-Master I<sup>2</sup>C-bus Interface

### 32.23.1 Limitation on CPU Clock

When the CM07 bit in the CM0 register is 1 (CPU clock is a sub clock), do not access the registers listed in Table 25.4 "Register Configuration". Set the CM07 bit to 0 (main clock or on-chip oscillator clock) to access these registers.

### 32.23.2 Register Access

Refer to the notes below when accessing the I<sup>2</sup>C interface control registers. The period from the rising edge of the first clock of the slave address or 1-byte data transmission/reception to the falling edge of an ACK clock is considered to be the transmission/reception period. When the ACKCLK bit is 0 (no ACK clock), the transmission/reception period is from the rising edge of the first clock of the slave address or 1-byte data transmission/reception to the falling edge of the slave address or 1-byte data transmission/reception period.

#### 32.23.2.1 S00 Register

Do not write to the S00 register during transmission/reception.

#### 32.23.2.2 S1D0 Register

Do not change bits other than the IHR bit in the S1D0 register during transmission/reception.

#### 32.23.2.3 S20 Register

Do not change bits other than the ACKBIT bit in the S20 register during transmission/reception.

#### 32.23.2.4 S3D0 Register

- Do not use the bit managing instruction (read-modify-write instruction) to access the S3D0 register. Use the MOV instruction to write to this register.
- Rewrite bits ICK1 and ICK0 when the ES0 bit in the S1D0 register is 0 (I<sup>2</sup>C interface disabled).

### 32.23.2.5 S4D0 Register

Rewrite bits ICK4 to ICK2 when the ES0 bit in the S1D0 register is 0 (I<sup>2</sup>C interface disabled).

### 32.23.2.6 S10 Register

- Do not use the bit managing instruction (read-modify-write instruction) to access the S10 register. Use the MOV instruction to write to this register.
- Do not write to the S10 register when bits MST and TRX change their values.

Refer to operation examples in 25.3 "Operations" for bits MST and TRX change.

# 32.24 Notes on CEC

# 32.24.1 Registers and Bit Operation

The registers and bits of the CEC function are synchronized with the count source. Therefore, the internal circuit starts to operate from the next count source timing, while the contents of the register are changed immediately after rewriting the register.

When rewriting the same bit successively or reading the bit changed under the influence of another bit, wait for one or more cycles of the count source.

Example: when rewriting the same bit successively

- (1) Change the bit to 0.
- (2) Wait for one or more cycles of the count source.
- (3) Change the same bit to 1.

Example: when reading the bit rewritten under the influence of another bit

(after reception is disabled, to ensure that the CRERRFLG bit in the CECFLG register becomes 0 (no reception error detected)).

- (1) Set the CRXDEN bit in the CECC3 register to 0 (reception disabled)
- (2) Wait for one or more cycles of the count source.
- (3) Read the CRERRFLG bit in the CECFLG register.

## 32.25 Notes on A/D Converter

## 32.25.1 Analog Input Pin

Do not use any of pins AN4 to AN7 as analog input pins if any one of pins  $\overline{\text{KI0}}$  to  $\overline{\text{KI3}}$  is used as a key input interrupt . Also, do not use any of four pins AN0 to AN3 as analog input pins if any one of pins  $\overline{\text{KI4}}$  to  $\overline{\text{KI7}}$  is used as a key input interrupt.

# 32.25.2 Pin Configuration

To prevent operation errors due to noise or latchup, and to reduce conversion errors, place capacitors between the AVSS pin and the AVCC pin, the VREF pin, and analog inputs (ANi (i = 0 to 7), ANEXi, ANO\_i, and AN2\_i). Also, place a capacitor between the VCC1 pin and VSS pin. Do not use A/D converter when VCC1 > VCC2.




Figure 32.9 Example of Pin Configuration

### 32.25.3 Register Access

Set the CKS3 bit, and then set other A/D converter related registers. Also, after changing the CKS3 bit, set the A/D converter related registers again. Note that bits in the ADCON2 register, including the CKS3 bit, can be set simultaneously.

Set registers ADCON0 (excluding the ADST bit), ADCON1, and ADCON2 when A/D conversion stops (before a trigger is generated).

After A/D conversion stops, rewrite the ADSTBY bit in the ADCON1 register from 1 to 0.

# 32.25.4 A/D Conversion Start

When rewriting the ADSTBY bit in the ADCON1 register from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for one  $\phi$ AD cycle or more before starting A/D conversion.

In addition to the above, set the PUMPON bit in the ADCON1 register to 1 (voltage multipler ON) before starting A/D conversion, when VCC1  $\leq$  2.7 V. After setting the PUMPON bit to 1, no wait time before starting A/D conversion is necessary.

# 32.25.5 A/D Operation Mode Change

When A/D operation mode has been changed, reselect analog input pins by using bits CH2 to CH0 in the ADCON0 register or bits SCAN1 to SCAN0 in the ADCON1 register.

# 32.25.6 State When Forcibly Terminated

If A/D conversion in progress is halted by setting the ADST bit in the ADCON0 register to 0, the conversion result is undefined. In addition, the non-converted ADi register may also become undefined. Do not use the ADi register when setting the ADST bit to 0 by a program during A/D conversion.

# 32.25.7 A/D Open-Circuit Detection Assist Function

The conversion result in open-circuit depends on the external circuit. Use this function only after careful evaluation of the system. When A/D conversion starts after changing the AINRST register, follow these procedures:

- (1) Change bits AINRST1 to AINRST0 in the AINRST register.
- (2) Wait for one cycle of  $\phi$ AD.
- (3) Set the ADST bit in the ADCON0 register to 1 (A/D conversion started).

# 32.25.8 Detecting Completion of A/D Conversion

In one-shot mode and single sweep mode, use the IR bit in the ADIC register to detect completion of A/D conversion. When not using an interrupt, set the IR bit to 0 by a program after the detection. When 1 is written to the ADST bit in the ADCON0 register, the ADST bit becomes 1 (A/D conversion started) after start processing time elapses. (See Table 27.7 "Cycles of A/D Conversion Item".) When reading the ADST bit shortly after writing 1, 0 (A/D conversion stop) may be read.




Figure 32.10 ADST Bit Operation

## 32.25.9 **(AD**)

Divide fAD so  $\phi$ AD conforms the standard frequency.

In particular, consider the maximum and minimum values of fOCO40M when the CKS3 bit in the ADCON2 register is 1 (fOCO40M is fAD).

# 32.26 Notes on D/A Converter

## 32.26.1 When Not Using the D/A Converter

When not using the D/A converter, set the DAiE bit (i = 0, 1) in the DACON register to 0 (output disabled) and the DAi register to 00h in order to minimize unnecessary current consumption and prevent current flow to the R-2R resistor.

# 32.27 Notes on Flash Memory

#### Note

P1, P4\_4 to P4\_7, P7\_2 to P7\_5, P9\_1 of the 80-pin package have no external connections. For the 80-pin package, do not use these pins for the entry of user boot function.

### 32.27.1 Functions to Prevent Flash Memory from Being Rewritten

Addresses 0FFFDFh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh store ID codes. When the wrong data is written to these addresses, the flash memory cannot be read or written to in standard serial I/O mode.

0FFFFh is OFS1 address. When the wrong data is written to this address, the flash memory cannot be read or written to in parallel I/O mode.

These addresses correspond to the vector address (H) in fixed vector.

### 32.27.2 Reading Data Flash

When 1.8 V  $\leq$  VCC1  $\leq$  3.0 V, one wait must be inserted to execute the program on the data flash and read the data. Set the PM17 in the PM1 register or FMR17 bit in the FMR1 register to insert one wait.

### 32.27.3 CPU Rewrite Mode

### 32.27.3.1 Operating Speed

Set a CPU clock frequency of 10 MHz or less by the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register before entering CPU rewrite mode (EW0 or EW1 mode). Also, set the PM17 bit in the PM1 register to 1 (wait state).

## 32.27.3.2 CPU Rewrite Mode Select

Change FMR01 bit in the FMR0 register, FMR11 bit in the FMR1 register, and FMR60 bit in the FMR6 register while in the following state:

- PM24 bit in the PM2 register is 0 (NMI interrupt disabled).
- High is input to the  $\overline{NMI}$  pin.

### 32.27.3.3 Prohibited Instructions

Do not use the following instructions in EW0 mode: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

### 32.27.3.4 Interrupts (EW0 Mode and EW1 Mode)

- Do not use an address match interrupt during command execution because the address match interrupt vector is located in ROM.
- Do not use a non-maskable interrupt during block 0 erase because fixed vector is located in block 0.

### 32.27.3.5 Rewrite (EW0 Mode)

If the power supply voltage drops while rewriting the block where the rewrite control program is stored, the rewrite control program is not correctly rewritten. This may prevent the flash memory from being rewritten. If this error occurs, use standard serial I/O mode or parallel I/O mode for rewriting.

### 32.27.3.6 Rewrite (EW1 Mode)

Do not rewrite any blocks in which the rewrite control program is stored.

### 32.27.3.7 DMA transfer

In EW1 mode, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to 0 (auto programming or auto erasing).

### 32.27.3.8 Wait Mode

To enter wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

### 32.27.3.9 Stop Mode

To enter stop mode, set the FMR01 bit to 0 (CPU rewrite mode disabled), and then disable DMA transfer before setting the CM10 bit in the CM 1 register to 1 (stop mode).

# 32.27.3.10 Software Command

Observe the notes below when using the following commands.

- Program
- Block erase
- Lock bit program
- Read lock bit status
- Block blank check
- (a) The FMR00 bit in the FMR0 register indicates the status while executing these commands. Do not execute other commands while the FMR00 bit is 0 (busy).
- (b) Do not execute these commands while the CM05 bit in the CM0 register is 1 (main clock stops).
- (c) After executing the program, block erase, or lock bit program command, perform a full status check per one command (i.e. do not perform a single full status check after multiple commands are executed).
- (d) Do not execute the program, block erase, lock bit program, or block blank check command when either or both bits FMR06 and FMR07 in the FMR0 register are 1 (completed in error).

### 32.27.3.11 PM13 Bit

The PM13 bit in the PM1 register becomes 1 while the FMR01 bit in the FMR0 register is 1 (CPU rewrite mode enabled). The PM13 bit returns to the former value by setting the FMR01 bit to 0 (CPU rewrite mode disabled). When the PM13 bit is changed during CPU rewrite mode, the value of the PM13 bit after being changed is not reflected until the FMR01 bit is set to 0.

## 32.27.3.12 Area Where the Rewrite Control Program is Executed

Bits PM10 and PM13 in the PM1 register become 1 in CPU rewrite mode. Execute the rewrite program in internal RAM or an external area which can be used when both bits PM10 and PM13 are 1. Do not use the area (40000h to BFFFFh) where accessible space is expanded when the PM13 bit is 0 and 4-MB mode is set.

### 32.27.3.13 Program and Erase Cycles and Execution Time

Execution time of the program, block erase, and lock bit program commands becomes longer as the number of programming and erasing increases.

# 32.27.3.14 Suspending the Auto-Erase and Auto-Program Operations

When the program, block erase, and lock bit program commands are suspended, the blocks for those commands must be erased. Execute the program and lock bit program commands again after erasing.

Those commands are suspended by the following reset or interrupts:

Reset

• NMI, watchdog timer, oscillation stop/restart detect, voltage monitor 1, and voltage monitor 2 interrupts.

# 32.27.4 User Boot Mode

# 32.27.4.1 Location of User Boot Mode Program


Allocate a program which is invoked and executed in user boot mode only in program ROM 2 (do not execute the program which is allocated in data flash or program ROM 1 in user boot mode).


# 32.27.4.2 Entering User Boot Mode After Standard Serial I/O Mode


To use user boot mode after standard serial I/O mode, turn off the power when exiting standard serial I/O mode, and then turn on the power again (cold start). The MCU enters user boot mode under the right conditions.


# **Appendix 1. Package Dimensions**

The information on the latest package dimensions or packaging may be obtained from "Packages" on the Renesas Technology Website.









# **REGISTER INDEX**

### А

~ ~	
AD0 to AD7	638
ADCON0	640
ADCON1	642
ADCON2	
ADIC	201
AIER	
AIER2	206
AINRST	637

### 

### С

CCRB1	613
CCRB2	613
ССТВ1	612
ССТВ2	612
CEC1IC	201
CEC2IC	201
CECC1	603
CECC2	604
CECC3	606
CECC4	608
CECFLG	610
CISEL	611
СМ0	91
CM1	
CM2	
CPSRF	
CRADRI1	
CRADRI2	
CRCD	670
CRCIN	
CRCMR	671
CRCSAR	
CSE	
CSPR	
CSR	141

#### D

DA0, DA1	. 666
DACON	
DAR0 to DAR3	. 244
DBR	. 163
DM0CON to DM3CON	. 246
DM0IC to DM3IC	. 201
DM0SL to DM3SL	. 247
DTT	. 349

RENESAS

# 

# F

FMR0	
FMR1	
FMR2	
FMR3	
FMR6	
FRA0	

#### L

ICTB2 IDB0, IDB1 IFSR	349
IFSR2A	
IFSR3A	203
IICIC	
INTOIC to INT2IC	202
INT3IC	202
INT4IC	202
INT5IC	
INT6IC	
INT7IC	202
INVC0	345
INVC1	347

# Κ

### Ν

# 0

OFS1	 	 	53,	76,	236,	686
ONSF	 	 				274

#### Ρ

P0 to P10	
PCLKR	, 315, 472, 537, 553
PCLKSTP1 98, 265	, 316, 382, 412, 423
PCR	188, 208, 615, 636
PD0 to PD10	
PFCR	
PM0	
PM1	
PM2	
PMC0BC, PMC1BC	
PMC0CON0, PMC1CON0	
PMC0CON1, PMC1CON1	
PMC0CON2, PMC1CON2	
PMC0CON3, PMC1CON3	

PMC0CPC	439
PMC0CPD	440
PMC0D0PMAX, PMC1D0PMAX	436
PMC0D0PMIN, PMC1D0PMIN	
PMC0D1PMAX, PMC1D1PMAX	
PMC0D1PMIN, PMC1D1PMIN	
PMC0DAT0 to PMC0DAT5	
PMC0HDPMAX, PMC1HDPMAX	
PMC0HDPMIN, PMC1HDPMIN	
PMC0IC	
PMC0INT, PMC1INT	
PMC0RBIT	
PMC0STS, PMC1STS	
PMC0TIM, PMC1TIM	
PMC1IC	201
PPWFS1, PPWFS2	
PRCR	
PRG2C	
PUR0	
PUR1	
PUR2	
PWMCON0	
PWMCON1	
PWMFS	
PWMPRE0, PWMPRE1	
PWMREG0, PWMREG1	414

### R

RMAD0 to RMAD3	207
RSTFR	52
RTCCIC	201
RTCTIC	201

### S

S00	
S0D0 to S0D2	
S0RIC to S2RIC	
S0TIC to S2TIC	201
S10	570
S11	575
S1D0	557
S20	560
S2D0	
S34C2	540
S3BRG, S4BRG	540
S3C, S4C	539
S3D0	564
S3IC	202
S3TRR, S4TRR	
S4D0	568
S4IC	202
S5RIC to S7RIC	201
S5TIC	201
S6TIC	
S7TIC	
SAR0 to SAR3	
SCLDAIC	
SCM0	

Т	
TA0 to TA4	
TA0IC to TA4IC	
TA0MR to TA4MR	
TA1, TA2, TA4	
TA11, TA21, TA41	
TABSR	
TACS0 to TACS2	
TAOW	
TAPOFS	
TB0 to TB5	
TB01 to TB51	
TB0IC to TB2IC	
TB0MR to TB5MR	
TB2	
TB2SC	
TB3IC	
TB4IC	
TB5IC	
TBCS0 to TBCS3	320
TBSR	322
TCKDIVC0	266, 321
TCR0 to TCR3	
TPRC	353
TRGSR	275
TRHADJ	393
TRHAHR	398
TRHAMN	397
TRHAWK	399
TRHCR	390
TRHCSR	392
TRHDY	387
TRHHR	385
TRHIER	395
TRHIFR	394
TRHMIN	384
TRHMON	388
TRHPRC	400

# U

 TRHSEC
 383

 TRHWK
 386

 TRHYR
 389

U0BCNIC	)1
U0BRG to U2BRG, U5BRG to U7BRG 47	7
U0C0 to U2C0, U5C0 to U7C0	8
U0C1 to U2C1, U5C1 to U7C1	0
U0MR to U2MR, U5MR to U7MR 47	
U0RB to U2RB, U5RB to U7RB	5
U0SMR to U2SMR, U5SMR to U7SMR 48	3
U0SMR2 to U2SMR2, U5SMR2 to U7SMR2 48	4
U0SMR3 to U2SMR3, U5SMR3 to U7SMR3 48	5
U0SMR4 to U2SMR4, U5SMR4 to U7SMR4 48	6
U0TB to U2TB, U5TB to U7TB	'4
U1BCNIC	1
U5BCNIC	)1
U6BCNIC	1
U7BCNIC	
UCLKSEL0 47	
UCON	32

RENESAS

 276

# V

v	
VCR1	67
VCR2	68
VD1LS	70
VW0C	71
VW1C	
VW2C	
VWCE	69

# W

WDC	235
WDTR	234
WDTS	234

Rev.	Date	Description													
		Page	Summary												
	Feb 05, 2008	- First Edition issued.													
0.30	Jul 15, 2009	-	Watchdog Timer Reset Register $\rightarrow$ Watchdog Timer Refresh Register												
		3, 5	Table 1.2 "Specifications for the 100-Pin Package (2/2)" and Table 1.4												
	5, 5		"Specifications for the 80-Pin Package (2/2)" partially modified												
		7	Figure 1.2 "Marking Diagram (Top View)" partially modified												
		20	Table 1.13 "Pin Functions for the 80-Pin Package (1/2)" partially modified												
		26	Figure 3.2 "Memory Map" 13800h → 13000h												
		28	Table 4.1 "SFR Information (1/16)" reset value in VCR1 modified												
		29	Table 4.2 "SFR Information (2/16)" partially modified												
		37	Table 4.10 "SFR Information (10/16)" reset value in S11 modified												
		48	Figure 6.1 "Reset Circuit Block Diagram" list of SFRs modified												
		52	6.3 "Optional Function Select Area" partially added												
		52	6.3.1 "Optional Function Select Address 1 (OFS1)" partially modified												
		54	Table 6.6 "Pin Status When RESET Pin Level is Low" partially modified												
	F	56	Figure 6.3 "Reset Sequence" partially modified												
	-	57	6.4.2 "Hardware Reset" partially modified												
	-	58	6.4.3 "Power-On Reset Function" partially added												
Figure 6.5 "Power-On Rese		50	Figure 6.5 "Power-On Reset Circuit and Operation Example" partially												
		58 modified													
		59	6.4.5 "Voltage Monitor 1 Reset" partially modified												
	59		6.4.6 "Voltage Monitor 2 Reset" partially modified												
		62	6.5.1 "Power Supply Rising Gradient" partially modified												
		63	Table 7.1 "Voltage Detector Specifications" partially modified												
	F	65	Table 7.2 "Registers" reset values partially modified and notes added												
	F	66	7.2.1 "Voltage Detector 2 Flag Register (VCR1)" reset value modified												
	F	69	7.2.4 "Voltage Detector 1 Level Select Register (VD1LS)" partially modified												
	F	71	7.2.6 "Voltage Monitor 1 Control Register (VW1C)" partially modified												
	-	73	7.2.7 "Voltage Monitor 2 Control Register (VW2C)" partially modified												
			-	-	75	7.3 "Optional Function Select Area" partially added									
	-	75	7.3.1 "Optional Function Select Address 1 (OFS1)" partially modified												
														81	Figure 7.6 "Voltage Monitor 1 Interrupt/Reset Operation Example" partially modified
				84	Figure 7.8 "Voltage Monitor 2 Interrupt/Reset Operation Example" partially										
			modified												
		86	Table 8.1 "Clock Generator Specifications" clock frequency modified												
		94	8.2.4 "Oscillation Stop Detection Register (CM2)" partially modified												
		101	8.3.2 "fOCO40M" td(OCOF) $\rightarrow$ tsu(fOCO40M)												
		101	8.3.3 "fOCO-F" partially modified and deleted												
			102	8.3.4 "125 kHz On-Chip Oscillator Clock (fOCO-S)" td(OCOS) → tsu(fOCO-S)											
		106	8.5 "Clock Output Function" 20 MHz $\rightarrow$ f(BCLK)												
		110	8.9.1 "Oscillation Circuit Using an Oscillator" 20 MHz $\rightarrow$ f(BCLK)												
	-	115	9.2.2 "Flash Memory Control Register 2 (FMR2)" partially deleted												

Rev.	Date		Description
1.00.	Date	Page	Summary
		117	9.3.1.5 "Low-Speed Mode" fC division modified
		117	9.3.1.6 "Low Power Mode" fC division modified
		120	9.3.2 "Clock Mode Transition Procedure" a and d to h $\rightarrow$ a and d to i
		122	9.3.3.1 "Peripheral Function Clock Stop Function" fOCO40M added
		124	Table 9.8 "Resets and Interrupts to Exit Wait Mode and Conditions for Use" partially modified
		126	Table 9.9 "Pin Status in Stop Mode" partially modified
		129	9.4.2.1 "Slow Read Mode" 5 MHz $\rightarrow$ f(SLOW_R)
		130	Figure 9.4 "Setting and Canceling Low Current Consumption Read Mode" partially modified
		141	Table 11.1 "Bus Specifications" partially modified
		143	11.2.1 "Chip Select Control Register (CSR)" partially modified
		157	Table 11.11 "Bits and Bus Cycles Related to Software Wait States
		157	(External Area)" note added
			Figure 13.6 "I/O Ports (6/9)" and Figure 13.7 "I/O Ports (7/9)" notes added
		194	13.4.2 "Priority Level of Peripheral Function I/O" partially deleted
		217	Table 14.7 "Relocatable Vector Tables (2/2)" note partially modified
		219	Figure 14.3 "Time Required for Executing Interrupt Sequence" note partially modified
	230		Figure 14.12 "Procedure for Changing the Interrupt Generate Factor" partially modified
		238	15.3 "Optional Function Select Area" partially added
	238	15.3.1 "Optional Function Select Address 1 (OFS1)" partially modified	
	252		Table 16.7 "Timing at Which the DMAS Bit Changes State" partially modified
		264	Table 17.3 "I/O Ports" partially modified
		269	17.2.5 "Timer A Count Source Select Register 2 (TACS2) (i = 0 to 2)" partially modified
		286	Table 17.8 "Event Counter Mode Specifications (When Not ProcessingTwo-Phase Pulse Signal)" partially modified
		290	Table 17.10 "Event Counter Mode Specifications (When Processing Two-Phase Pulse Signal with Timers A2, A3, and A4)" partially modified
		302	Figure 17.11 "Operation Example in 16-Bit Pulse Width Modulation Mode" partially modified
		312	17.5.6.2 "Stop While Counting" partially modified
		322	18.2.7 "Timer B Count Source Select Register i (TBCSi) (i = 0 to 3)" partially modified
		323	18.2.8 "Timer AB Division Control Register 0 (TCKDIVC0)" partially modified
		337	Figure 18.7 "Operation Example in Pulse Width Measurement Mode" partially modified
		343	Figure 19.1 "Three-Phase Motor Control Timer Function Block Diagram 1" partially modified
		358	19.3.1.6 "Three-Phase PWM Waveform Output Pins" partially modified

	Det		Description
Rev.	Date	Page	Summary
		365	Figure 19.6 "Usage Example of Three-Phase Mode 0 Operation" partially modified
		367	Table 19.11 "Three-Phase Mode 1 Specifications" partially modified
		370	Figure 19.7 "Usage Example of Three-Phase Mode 1" partially modified
		374	Table 19.15 "Sawtooth Wave Modulation Mode Specifications" partially modified
		377	Figure 19.9 "Usage Example of Sawtooth Wave Modulation Mode" partially modified
		379	19.4.1 "Timer B2 Interrupt" partially modified
		-	20. "Real-Time Clock" AILF $\rightarrow$ ALIF, AILE $\rightarrow$ ALIE
		382	Figure 20.1 "Real-Time Clock Block Diagram" partially modified
		393	Figure 20.2 "Definition of Time Representation" THHR $\rightarrow$ TRHHR
		395	20.2.11 "Clock Error Correction Register (TRHADJ)" partially modified
		396	20.2.12 "Timer RH Interrupt Flag Register (TRHIFR)" partially modified
		399	20.2.15 "Alarm Hour Register (TRHAHR)" partially modified
		403	Figure 20.3 "Real-Time Clock Basic Operating Example" partially added
		405	20.3.2 "Alarm Function" partially modified
		406	20.3.3 "Second Adjustment Function" partially modified
		406	Figure 20.6 "Alarm Function" partially modified
	41		Figure 21.1 "Block Diagram of PWM" PWMCOM $\rightarrow$ PWMCON
		419	Table 21.4 "PWM Pin and Bit Setting" partially modified
	42		Figure 22.2 "Remote Control Signal Receiver Block Diagram (2/3) (PMCi Input)" partially modified
		425	Table 22.4 "Registers (PMC0 Circuit)" partially modified
		428	22.2.2 "PMCi Function Select Register 0 (PMCiCON0)" partially modified
		432	22.2.4 "PMCi Function Select Register 2 (PMCiCON2)" partially modified
		434	22.2.5 "PMCi Function Select Register 3 (PMCiCON3)" partially modified
		446	22.3.1.2 "PMCi Input" partially added
		452	22.3.2.4 "Compare Function (PMC0)" partially modified
		454	Table 22.13 "Registers and Setting Values in Pattern Match Mode(Combined Operation) (1/2)" partially modified
		458	22.3.4 "Input Capture Mode (Operating PMC0 and PMC1 Individually)" partially modified
		461	Figure 22.9 "Operations in Input Capture Mode" partially added
	4		22.3.5 "Input Capture Mode (Simultaneous Count Operation of PMC0 and PMC1)" partially modified
		463	Table 22.20 "Registers and Setting Values in Input Capture Mode(Simultaneous Count Operation) (1/2)" partially modified
		464	22.3.5.2 "Count Operation" partially modified
		465	Table 22.22 "Interrupt Source of Remote Control Signal Receiver iInterrupt (i = 0, 1)" partially modified

Rev.	Date		Description
Duio		Page	Summary
		506	Table 23.15 "Example Bit Rates and Settings" 24 MHz value deleted
		519	23.3.3.5 "SDA Output" 2 to 8 $\rightarrow$ 1 to 8 UiBRG count source clock cycles
		521	Table 23.22 "Special Mode 2 Specifications" partially modified
		535	23.5.1.3 "CLKi Output" added
		-	24. "Serial Interface SI/O3 and SI/O4" S32C2 $\rightarrow$ S34C2
		538	Table 24.1 "SI/O3 and SI/O4 Specifications" Transmit/receive clockspartially added
		550	Figure 24.7 "Timing Chart for Setting SOUTi Initial Value and How to Set It partially modified
		556	Table 25.4 "Register Configuration" S11's reset value modified
		560	25.2.4 "I2C0 Address Register i (S0Di) (i = 0 to 2)" partially modified
		570	Figure 25.4 "Interrupt Request Generation Timing in Receive Mode" partially modified
		575	Table 25.10 "Functions Enabled by Writing to the S10 Register" partially added
		588	Figure 25.11 "Start Condition Overlap Protect Function Enable Period" partially modified
		592	Table 25.15 "Recommended Value of Bits SSC4 to SSC0 in Standard Clock Mode" 4.125 $\mu s \to 3.3~\mu s$
		594	Figure 25.16 "Timeout Detection Timing" partially modified
		597	25.3.10.3 "Master Reception" partially modified
		603	25.5.2.4 "S3D0 Register" partially added
		603	25.5.2.6 "S10 Register" partially modified
		607	26.2.1 "CEC Function Control Register 1 (CECC1)" partially modified
		608	26.2.2 "CEC Function Control Register 2 (CECC2)" partially deleted
		627	Figure 26.10 "Reception Example (Change from Error Low Pulse Output Disabled to Enabled When an Error Occurs)" partially modified
		628	Figure 26.12 "Falling Timing of Transmit Signal" 000b $\rightarrow$ 00b
		635	26.5.2 "Low Level Period of ACK Input/Output" deleted
		636	Table 27.1 "A/D Converter Specifications" partially modified
		637	Figure 27.1 "A/D Converter Block Diagram" partially modified
		646	27.2.7 "A/D Control Register 1 (ADCON1)" partially modified
		647	Figure 27.3 "A/D Conversion Timing" 2.5 $\phi$ AD $\rightarrow$ 25 $\phi$ AD
		649	Figure 27.5 "A/D conversion Start Timing When External Trigger Input" added
		652	Figure 27.8 and Figure 27.9 A/D Open-Circuit Detection Characteristics (Standard Characteristics) added
			27.3.7 "Voltage Multiplying Function" partially added
	653 668	27.7.1 "Analog Input Pin" partially deleted	
	668	27.7.2 "\phiA/D frequency" deleted	
		668	27.7.2 "Pin Configuration" partially modified
		669	27.7.10 "Repeat Mode, Repeat Sweep Mode 0, and Repeat Sweep Mode 1" deleted
		669	27.7.7 "A/D Open-Circuit Detection Assist Function" partially deleted
		682	30.2 "Memory Map" partially modified

Rev.	Date		Description
	Dale	Page	Summary
		683	Table 30.3 "Program ROM 1, Program ROM 2, and Data Flash" User boot program info added
		684	30.3.1 "Flash Memory Control Register 0 (FMR0)" partially modified
		687	30.3.2 "Flash Memory Control Register 1 (FMR1)" partially added
		690	30.3.5 "Flash Memory Control Register 6 (FMR6)" partially modified
		691	30.4 "Optional Function Select Area" partially modified
		691	30.4.1 "Optional Function Select Address 1 (OFS1)" partially modified
		691	Figure 30.2 "Option Function Select Area" added
		693	Figure 30.3 "User Boot Code Area" 13800h → 13000h
		697	Table 30.12 "Operation after Command is Issued during Suspend" partially modified and note added
		704	30.8.4.8 "Block Blank Check Command" partially added
		705	30.8.5 "Status Register" partially modified
			30.8.5.1 to 30.8.5.3 "Sequencer Status (Bits SR7 and FMR00)", Erase
		705	Status (Bits SR5 and FMR07), Program Status (Bits SR4 and FMR06) deleted
		705	Table 30.14 "Difference in Reading of Status Register" added
		707	30.8.5.2 "Handling Procedure for Errors" added
		708	30.8.6 "EW0 Mode" partially deleted
		708	Figure 30.14 "Setting and Resetting of EW0 Mode" partially modified
		713	30.8.7 "EW1 Mode" partially deleted
		713	Figure 30.19 "Setting and Resetting of EW1 Mode" partially modified
	715	Figure 30.20 "Program Flowchart in EW1 Mode (Suspend Function	
	714	Enabled)" partially modified	
	715	Figure 30.21 "Block Erase Flowchart in EW1 Mode (Suspend Function Enabled)" partially modified	
	716	Figure 30.22 "Lock Bit Program Flowchart in EW1 Mode (Suspend Function Enabled)" partially modified	
		721	30.9.4 "Standard Serial I/O Mode 1" partially deleted
	721, 723	Table 30.19 and Table 30.21 Pin Functions (Flash Memory Standard Seria I/O Mode) td(OCOS) $\rightarrow$ tw(RSTL)	
		723	30.9.5 "Standard Serial I/O Mode 2" partially deleted
		724	Figure 30.26 "Circuit Application in Standard Serial I/O Mode 2" note added
		725	30.11.2 "Reading Data Flash" added
		726	30.11.3.10 "Software Command" partially modified
		727	30.11.4.1 "Location of User Boot Mode Program" added
		728	Chapter 31. "Electrical Characteristics" added
		794	32.1 "OFS1 Address and ID Code Storage Address" partially modified
		798	32.5.1 "Power Supply Rising Gradient" partially modified
		799	32.6.1 "Oscillation Circuit Using an Oscillator" 20 MHz $\rightarrow$ f(BCLK)
		817	32.15.6.2 "Stop While Counting" partially modified
		825	32.21.1.3 "CLKi Output" added
		825	32.23.2.6 "S10 Register" partially added
		831	32.24.2 "Low Level Period of ACK Input/Output" deleted
		832	32.25.1 "Analog Input Pin" partially deleted

Rev.	Date		Description
		Page	Summary
		832	32.25.2 "\phiA/D frequency" deleted
		832	32.25.2 "Pin Configuration" partially modified
		833	32.25.10 "Repeat Mode, Repeat Sweep Mode 0, and Repeat Sweep Mode 1" deleted
		833	32.25.7 "A/D Open-Circuit Detection Assist Function" partially deleted
		835	32.27.3.2 "CPU Rewrite Mode Select" added
		836	32.27.3.10 "Software Command" partially modified
		837	32.27.4.1 "Location of User Boot Mode Program" added
		470 to	Figure 23.1 to Figure 23.3 "Block Diagram of UART 0 to 2, and UART5 to
		472	UART7" partially modified
1.00	Sep 15, 2009	3	Table 1.2 "Specifications for the 100-Pin Package (2/2)" partially modified
		6	Table 1.5 "Product List" partially modified
		7	Figure 1.1 "Part No., with Memory Size and Package" partially modified
		7	Figure 1.2 "Marking Diagram (Top View)" partially modified
		7	Figure 1.3 "Marking Diagram (Top View) (2/2)" added
		12	Figure 1.8 "Pin Assignment for the 100-Pin Package" added
		13	Table 1.6 "Pin Names for the 100-Pin Package (1/2)" partially modified
		14	Table 1.7 "Pin Names for the 100-Pin Package (2/2)" partially modified
		91	8.2.2 "System Clock Control Register 0 (CM0)" partially modified
		93	8.2.3 "System Clock Control Register 1 (CM1)" partially modified
		123	Table 9.8 "Resets and Interrupts to Exit Wait Mode and Conditions for Use' partially modified
		202, 202	14.2.2 "Interrupt Control Register 1", 14.2.3 "Interrupt Control Register 2" partially modified
		228	14.13.3 "NMI Interrupt" partially added
		230	14.13.5 "Rewriting the Interrupt Control Register" partially modified
		230	14.13.6 "Instruction to Rewrite the Interrupt Control Register" added
		282,286,	Table 17.7 "Registers and Their Setting in Timer Mode" Table 17.9 "Registers and Settings in Event Counter Mode (When Not Processing Two-Phase Pulse Signal)"
		290, 295, 299, 304	Table 17.11 "Registers and Settings in Event Counter Mode (WhenProcessing Two-Phase Pulse Signal)"
			Table 17.13 "Registers and Settings in One-Shot Timer Mode"         Table 17.15 "Registers and Settings in PWM Mode"
			Table 17.17 "Registers and Settings in Programmable Output Mode"Bit of the TAi1 and TAi modified
		327, 329,	Table 18.6 "Registers and Settings in Timer Mode" Table 18.8 "Registers and Settings in Event Counter Mode" Table 18.10 "Registers and Settings in Pulse Period/Pulse Width
		333	Measurement Modes" Bit of the TBi1 and TBi modified
		442	22.3.1.1 "Count Source" partially deleted
		518	Table 23.22 "Special Mode 2 Specifications" partially deleted
		519	Figure 23.22 "Serial Bus Communication Control Example (UART2)" partially modified
		569	25.2.9 "I2C0 Control Register 2 (S4D0)" MSLAD bit name modified

Rev.	Date		Description
ILEV.	Dale	Page	Summary
		644	27.3.1 "A/D Conversion Cycle" partially modified
		652	Table 27.9 "Registers and Settings in One-Shot Mode" partially deleted
		654	Table 27.11 "Registers and Settings in Repeat Mode" partially deleted
	650		Table 27.13 "Registers and Settings in Single Sweep Mode" partially deleted
		658	Table 27.15 "Registers and Settings in Repeat Sweep Mode 0" partially deleted
		660	Table 27.17 "Registers and Settings in Repeat Sweep Mode 1" partially deleted
		680, 683, 686	30.3.1 "Flash Memory Control Register 0 (FMR0)", 30.3.2 "Flash Memory Control Register 1 (FMR1)", 30.3.5 "Flash Memory Control Register 6 (FMR6)" partially low $\rightarrow$ high
		722	30.11.3.2 "CPU Rewrite Mode Select" low $\rightarrow$ high
		731	Table 31.6 "A/D Conversion Characteristics (1/2)" note 3 added
		786	Table 31.65 "External Clock Input (XIN Input)" Min. value modified
	80		32.12.3 "NMI Interrupt" partially added
		807	32.12.5 "Rewriting the Interrupt Control Register" partially modified
	807		32.12.6 "Instruction to Rewrite the Interrupt Control Register" added
		831	32.25.9 "
		836	Appendix 1. "Package Dimensions" PTLG0100KA-A added

# M16C/63 Group Hardware Manual

Publication Date:	Feb 05, 2009 Sep 15, 2009	Rev.0.20 Rev.1.00
Published by:	Sales Strategic Planning Div. Renesas Technology Corp. 2-6-2, Otemachi, Chiyoda-ku, Tokyo 100-000	

© 2009. Renesas Technology Corp., All rights reserved. Printed in Japan.

# M16C/63 Group HARDWARE MANUAL



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan