



High-Performance 8-Bit Microcontrollers

Z8 Encore!® F083A Series

Product Specification

PS026308-1207

Copyright © 2007 by Zilog®, Inc. All rights reserved.
www.zilog.com



Warning: DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2007 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.



**ISO 9001:2000
FS 507510**

Zilog products are designed and manufactured under an ISO registered 9001:2000 Quality Management System. For more details, please visit www.zilog.com/quality.

Revision History

Each instance in the Revision History of this document reflects a change to this document from its previous revision. For more details, refer to the corresponding pages or appropriate links given in the table below.

| Date | Revision Level | Description | Pages |
|----------------|-----------------------|--|---|
| December 2007 | 8 | Removed XP from FO83A. | All |
| November 2007 | 7 | Updated Table 112 and Table 118 . | 178 , 188 |
| September 2007 | 6 | Added ICC Active specification and ICC HALT specification in Table 112 . | 178 |
| August 2007 | 5 | First release | All |



Table of Contents

| | |
|---|-----------|
| Overview | 1 |
| Features | 1 |
| Part selection guide | 2 |
| Block Diagram | 2 |
| CPU and Peripheral Overview | 4 |
| eZ8 CPU Features | 4 |
| General Purpose Input/Output | 4 |
| Flash Controller | 4 |
| Non Volatile Data Storage | 5 |
| Internal Precision Oscillator | 5 |
| External Crystal Oscillator | 5 |
| 10-Bit Analog-to-Digital Converter | 5 |
| Analog Comparator | 5 |
| Timers | 5 |
| Interrupt Controller | 5 |
| Reset Controller | 6 |
| On-Chip Debugger | 6 |
| Acronyms and Expansions | 6 |
| Pin Description | 7 |
| Available Packages | 7 |
| Pin Configurations | 7 |
| Signal Descriptions | 10 |
| Pin Characteristics | 12 |
| Address Space | 15 |
| Register File | 15 |
| Program Memory | 15 |
| Data Memory | 16 |
| Flash Information Area | 16 |
| Register Map | 19 |
| Reset and Stop Mode Recovery | 23 |
| Reset Types | 23 |
| Reset Sources | 25 |
| Power-On Reset | 25 |
| Voltage Brownout Reset | 26 |

| | |
|---|-----------|
| Watchdog Timer Reset | 27 |
| External Reset Input | 27 |
| External Reset Indicator | 28 |
| On-Chip Debugger Initiated Reset | 28 |
| Stop Mode Recovery | 28 |
| Stop Mode Recovery using Watchdog Timer Time-Out | 29 |
| Stop Mode Recovery using GPIO Port Pin Transition | 29 |
| Stop Mode Recovery Using the External RESET Pin | 29 |
| Debug Pin Driven Low | 30 |
| Reset Register Definitions | 30 |
| Low-Power Modes | 33 |
| STOP Mode | 33 |
| HALT Mode | 34 |
| Peripheral Level Power Control | 34 |
| Power Control Register Definitions | 34 |
| General Purpose Input/Output | 37 |
| GPIO Port Availability by Device | 37 |
| Architecture | 37 |
| GPIO Alternate Functions | 38 |
| Direct LED Drive | 39 |
| Shared Reset Pin | 39 |
| Crystal Oscillator Override | 39 |
| 5 V Tolerance | 39 |
| External Clock Setup | 40 |
| GPIO Interrupts | 42 |
| GPIO Control Register Definitions | 43 |
| Port A–D Address Registers | 44 |
| Port A–D Control Registers | 44 |
| Port A–D Data Direction Subregisters | 45 |
| Port A–D Alternate Function Subregisters | 45 |
| Port A–C Input Data Registers | 50 |
| Port A–D Output Data Register | 50 |
| LED Drive Enable Register | 51 |
| LED Drive Level High Register | 51 |
| LED Drive Level Low Register | 52 |
| Interrupt Controller | 53 |
| Interrupt Vector Listing | 53 |

| | |
|---|-----------|
| Architecture | 55 |
| Operation | 55 |
| Master Interrupt Enable | 55 |
| Interrupt Vectors and Priority | 56 |
| Interrupt Assertion | 56 |
| Software Interrupt Assertion | 57 |
| Interrupt Control Register Definitions | 57 |
| Interrupt Request 0 Register | 57 |
| Interrupt Request 1 Register | 58 |
| Interrupt Request 2 Register | 59 |
| IRQ0 Enable High and Low Bit Registers | 59 |
| IRQ1 Enable High and Low Bit Registers | 61 |
| IRQ2 Enable High and Low Bit Registers | 62 |
| Interrupt Edge Select Register | 63 |
| Shared Interrupt Select Register | 63 |
| Interrupt Control Register | 64 |
| Timers | 65 |
| Architecture | 65 |
| Operation | 66 |
| Timer Operating Modes | 66 |
| Reading the Timer Count Values | 78 |
| Timer Pin Signal Operation | 78 |
| Timer Control Register Definitions | 79 |
| Timer 0–1 High and Low Byte Registers | 79 |
| Timer Reload High and Low Byte Registers | 80 |
| Timer 0-1 PWM High and Low Byte Registers | 80 |
| Timer 0–1 Control Registers | 81 |
| Watchdog Timer | 87 |
| Operation | 87 |
| Watchdog Timer Refresh | 88 |
| Watchdog Timer Time-Out Response | 88 |
| Watchdog Timer Reload Unlock Sequence | 89 |
| Watchdog Timer Control Register Definitions | 90 |
| Watchdog Timer Control Register | 90 |
| Watchdog Timer Reload Upper, High, and Low Byte Registers | 90 |
| Analog-to-Digital Converter | 93 |
| Architecture | 93 |
| Operation | 94 |
| ADC Timing | 95 |

| | |
|--|------------|
| ADC Interrupt | 96 |
| Reference Buffer | 96 |
| Internal Voltage Reference Generator | 96 |
| Calibration and Compensation | 96 |
| ADC Control Register Definitions | 96 |
| ADC Control Register 0 | 96 |
| ADC Data High Byte Register | 97 |
| ADC Data Low Bits Register | 98 |
| Sample Settling Time Register | 99 |
| Sample Time Register | 100 |
| ADC Clock Prescale Register | 101 |
| Comparator | 103 |
| Operation | 103 |
| Comparator Control Register Definitions | 103 |
| Flash Memory | 105 |
| Data Memory Address Space | 107 |
| Flash Information Area | 107 |
| Operation | 108 |
| Flash Operation Timing Using the Flash Frequency Registers | 110 |
| Flash Code Protection Against External Access | 110 |
| Flash Code Protection Against Accidental Program and Erasure | 110 |
| Byte Programming | 112 |
| Page Erase | 112 |
| Mass Erase | 112 |
| Flash Controller Bypass | 113 |
| Flash Controller Behavior in Debug Mode | 113 |
| NVDS Operational Requirements | 113 |
| Flash Control Register Definitions | 114 |
| Flash Control Register | 114 |
| Flash Status Register | 114 |
| Flash Page Select Register | 115 |
| Flash Sector Protect Register | 116 |
| Flash Frequency High and Low Byte Registers | 116 |
| Flash Option Bits | 119 |
| Operation | 119 |
| Option Bit Configuration by Reset | 119 |
| Option Bit Types | 120 |
| Flash Option Bit Control Register Definitions | 120 |

| | |
|--|------------|
| Trim Bit Address Register | 120 |
| Trim Bit Data Register | 121 |
| Flash Option Bit Address Space | 121 |
| Flash Program Memory Address 0000H | 122 |
| Flash Program Memory Address 0001H | 123 |
| Trim Bit Address Space | 124 |
| Trim Bit Address 0000H | 124 |
| Trim Bit Address 0001H | 124 |
| Trim Bit Address 0002H | 125 |
| Trim Bit Address 0003H | 125 |
| Trim Bit Address 0006H | 126 |
| Non-Volatile Data Storage | 129 |
| Operation | 129 |
| NVDS Code Interface | 129 |
| Byte Write | 129 |
| Byte Read | 130 |
| Power Failure Protection | 131 |
| Optimizing NVDS Memory Usage for Execution Speed | 132 |
| On-Chip Debugger | 133 |
| Architecture | 133 |
| Operation | 134 |
| OCD Interface | 134 |
| DEBUG Mode | 135 |
| OCD Data Format | 136 |
| OCD Auto-Baud Detector/Generator | 136 |
| OCD Serial Errors | 137 |
| Breakpoints | 137 |
| Runtime Counter | 137 |
| On-Chip Debugger Commands | 138 |
| On-Chip Debugger Control Register Definitions | 142 |
| OCD Control Register | 142 |
| OCD Status Register | 143 |
| Oscillator Control | 145 |
| Operation | 145 |
| System Clock Selection | 145 |
| Clock Failure Detection and Recovery | 147 |
| Oscillator Control Register Definitions | 148 |
| Crystal Oscillator | 151 |

| | |
|---|------------|
| Operating Modes | 151 |
| Crystal Oscillator Operation | 151 |
| Oscillator Operation with an External RC Network | 153 |
| Internal Precision Oscillator | 155 |
| Operation | 155 |
| eZ8 CPU Instruction Set | 157 |
| Assembly Language Programming Introduction | 157 |
| Assembly Language Syntax | 158 |
| eZ8 CPU Instruction Notation | 158 |
| eZ8 CPU Instruction Classes | 160 |
| eZ8 CPU Instruction Summary | 164 |
| Opcode Maps | 173 |
| Electrical Characteristics | 177 |
| Absolute Maximum Ratings | 177 |
| DC Characteristics | 178 |
| AC Characteristics | 182 |
| On-Chip Peripheral AC and DC Electrical Characteristics | 184 |
| General Purpose I/O Port Input Data Sample Timing | 189 |
| GPIO Port Output Timing | 190 |
| On-Chip Debugger Timing | 191 |
| Packaging | 195 |
| Ordering Information | 203 |
| Part Number Suffix Designations | 205 |
| Register Tables | 207 |
| General Purpose RAM | 207 |
| Timer 0 | 207 |
| Analog-to-Digital Converter (ADC) | 212 |
| Low Power Control | 217 |
| LED Controller | 217 |
| Oscillator Control | 218 |
| Comparator 0 | 219 |
| Interrupt Controller | 219 |
| GPIO Port A | 223 |
| Watchdog Timer (WDT) | 227 |
| Trim Bit Control | 229 |



| | |
|-------------------------------|------------|
| Flash Memory Controller | 229 |
| eZ8 CPU | 231 |
| Op Code Maps | 232 |
| Index | 235 |
| Customer Support | 243 |



Overview

Zilog's Z8 Encore!® MCU family of products are the first in a line of Zilog microcontroller products based on the 8-bit eZ8 CPU. The Z8 Encore! F083A Series products expand on Zilog's extensive line of 8-bit microcontrollers. The Flash in-circuit programming capability allows for faster development time and program changes in the field. The new eZ8 CPU is upward compatible with existing Z8® CPU instructions. The rich peripheral set of Z8 Encore! F083A Series makes it suitable for a variety of applications including motor control, security systems, home appliances, personal electronic devices, and sensors.

Features

Z8 Encore! F083A Series MCU include the following key features:

- 20 MHz eZ8 CPU
- Up to 8 KB Flash memory with in-circuit programming capability
- Up to 256 B register RAM
- 100 B non volatile data storage (NVDS)
- Up to 23 I/O pins depending upon package
- Internal precision oscillator (IPO)
- External crystal oscillator
- Two enhanced 16-bit timers with capture, compare, and PWM capability
- Watchdog Timer (WDT) with dedicated internal RC oscillator
- Single-pin, On-Chip Debugger (OCD)
- Fast 8-channel, 10-bit Analog-to-Digital Converter (ADC)
- On-chip analog comparator
- Up to 17 interrupt sources
- Voltage Brownout protection (VBO)
- Power-On Reset (POR)
- 2.7 V to 3.6 V operating voltage
- Up to thirteen 5 V tolerant input pins
- 20-pin and 28-pin packages
- 0 °C to +70 °C standard temperature range and -40 °C to +105 °C extended temperature operating ranges

Part selection guide

[Table 1](#) lists the basic features available for each device within the Z8 Encore! F083A Series product line. For details, see [Ordering Information](#) on page 203.

Table 1. Z8 Encore! F083A Series Family Part Selection Guide

| Part Number | Flash (KB) | RAM (B) | NVDS (100B) | ADC | I/O Pins |
|-------------|------------|---------|-------------|-----|----------|
| Z8F083A | 8 | 256 | Yes | Yes | 17/23 |
| Z8F043A | 4 | 256 | Yes | Yes | 17/23 |

Block Diagram

[Figure 1](#) displays the block diagram of the architecture of Z8 Encore! F083A Series devices.




Figure 1. Z8 Encore! F083A Series Block Diagram

CPU and Peripheral Overview

eZ8 CPU Features

The eZ8 CPU, Zilog's latest 8-bit CPU, meets the continuing demand for faster and more code-efficient microcontrollers. The eZ8 CPU executes a superset of the original Z8 instruction set. The eZ8 CPU features include:

- Direct register-to-register architecture allows each register to function as an accumulator, improving execution time and decreasing the required program memory.
- Software stack allows much greater depth in subroutine calls and interrupts than hardware stacks.
- Compatible with existing Z8 CPU code.
- Expanded internal Register File allows access up to 4 KB.
- New instructions improve execution efficiency for code developed using high-level programming languages, including C.
- Pipelined instruction fetch and execute.
- New instructions for improved performance including BIT, BSWAP, BTJ, CPC, LDC, LDCI, LEA, MULT, and SRL
- New instructions support 12-bit linear addressing of the Register File.
- Up to 10 MIPS operation.
- C-compiler friendly.
- Two to nine clock cycles per instruction.

For more information regarding the eZ8 CPU, refer to *eZ8 CPU User Manual* available for download at www.zilog.com.

General Purpose Input/Output

The Z8 Encore! F083A Series features up to 23 port pins (Ports A–D) for general purpose input/output (GPIO). The number of GPIO pins available is a function of package. Each pin is individually programmable.

Flash Controller

The Flash controller programs and erases the Flash memory. It also supports protection against accidental programming and erasure.

Non Volatile Data Storage

The non volatile data storage (NVDS) uses a hybrid hardware/software scheme to implement a byte programmable data memory and is capable of storing about 100,000 write cycles.

Internal Precision Oscillator

The internal precision oscillator (IPO) with accuracy of +/- 4% full voltage/temperature range is a trimable clock source that requires no external components.

External Crystal Oscillator

The external crystal oscillator circuit provides highly accurate clock frequencies with the use of an external crystal, ceramic resonator, or RC network.

10-Bit Analog-to-Digital Converter

The analog-to-digital converter (ADC) converts an analog input signal to a 10-bit binary number. The ADC accepts inputs from eight different analog input pins. It has a fast 2.8 μ s conversion speed.

Analog Comparator

The analog comparator compares the signal at an input pin with either an internal programmable reference voltage or with a signal at the second input pin. The comparator output is used either to drive a logic output pin or to generate an interrupt.

Timers

Two enhanced 16-bit reloadable timers are used for timing/counting events or for motor control operations. These timers provide a 16-bit programmable reload counter and operate in ONE-SHOT, CONTINUOUS, GATED, CAPTURE, CAPTURE RESTART, COMPARE, CAPTURE and COMPARE, PWM SINGLE OUTPUT, and PWM DUAL OUTPUT modes.

Interrupt Controller

The Z8 Encore! F083A Series products support seventeen interrupt sources with sixteen interrupt vectors: up to five internal peripheral interrupts and up to twelve GPIO interrupts. These interrupts have three levels of programmable interrupt priority.

Reset Controller

The Z8 Encore! F083A Series products are reset using any one of the following: the $\overline{\text{RESET}}$ pin, POR, WDT timeout, STOP mode exit, or VBO warning signal. The $\overline{\text{RESET}}$ pin is bidirectional, that is, it functions as reset source as well as a reset indicator.

On-Chip Debugger

The Z8 Encore! F083A Series products feature an integrated OCD. The OCD provides a rich set of debugging capabilities, such as reading and writing registers, programming Flash memory, setting breakpoints, and executing code. The OCD uses one single-pin interface for communication with an external host.

Acronyms and Expansions

This document uses the following acronyms and expansions.

| Acronyms | Expansions |
|----------|-----------------------------------|
| ADC | Analog-to-Digital Converter |
| NVDS | Non Volatile Data Storage |
| WDT | Watchdog Timer |
| GPIO | General-Purpose Input/Output |
| OCD | On-Chip Debugger |
| POR | Power-On Reset |
| VBO | Voltage Brownout |
| IPO | Internal Precision Oscillator |
| PDIP | Plastic Dual Inline Package |
| SOIC | Small Outline Integrated Circuit |
| SSOP | Small Shrink Outline Package |
| QFN | Quad Flat No Lead |
| IRQ | Interrupt request |
| ISR | Interrupt service routine |
| MSB | Most significant byte |
| LSB | Least significant byte |
| PWM | Pulse Width Modulation |
| SAR | Successive Approximation Register |

Pin Description

The Z8 Encore! F083A Series products are available in variety of package styles and pin configurations. This chapter describes the signals and the pin configurations for each of the package styles. For information on the physical package specifications, see [Packaging](#) on page 195.

Available Packages

[Table 2](#) lists the package styles that are available for each device in the Z8 Encore! F083A Series product line.

Table 2. Z8 Encore! F083A Series Package Options

| Part Number | ADC | 20-pin QFN | 20-pin SOIC | 20-pin SSOP | 20-pin PDIP | 28-pin QFN | 28-pin SOIC | 28-pin SSOP |
|-------------|-----|------------|-------------|-------------|-------------|------------|-------------|-------------|
| Z8F083A | Yes | X | X | X | X | X | X | X |
| Z8F043A | Yes | X | X | X | X | X | X | X |

Pin Configurations

[Figure 2](#) through [Figure 5](#) display the pin configurations of all the packages available in the Z8 Encore! F083A Series. For the description of the signals, see [Table 3](#) on page 11.

The pin configurations listed are preliminary and subject to change based on manufacturing limitations.




Figure 2. Z8F083A Series in 20-Pin SOIC, SSOP, PDIP Package




Figure 3. Z8F083A Series in 28-Pin SOIC and SSOP Packages




Figure 4. Z8F083A Series in 20-Pin QFN Package




Figure 5. Z8F083A Series in 28-Pin QFN Package


Signal Descriptions

Table 3 on page 11 describes the Z8 Encore! F083A Series signals. To determine the signals available for the specific package styles, see [Pin Configurations](#) on page 7.

Table 3. Signal Descriptions

| Signal Mnemonic | I/O | Description |
|---|-----|---|
| General-Purpose Input/Output Ports A–D | | |
| PA[7:0] | I/O | Port A. These pins are used for GPIO. |
| PB[5:0] | I/O | Port B. These pins are used for GPIO. |
| PC[7:0] | I/O | Port C. These pins are used for GPIO. |
| PD[0] | I/O | Port D. This pin is used for general purpose output only. |
| Timers | | |
| T0OUT/T1OUT | O | Timer output 0–1. These signals are the output from the timers. |
| $\overline{T0OUT}/\overline{T1OUT}$ | O | Timer complement output 0–1. These signals are output from the timers in PWM DUAL OUTPUT mode. |
| T0IN/T1IN | I | Timer Input 0–1. These signals are used as the <u>capture</u> , gating and counter inputs. The T0IN signal is multiplexed T0OUT signals. |
| Comparator | | |
| CINP/CINN | I | Comparator inputs. These signals are the positive and negative inputs to the comparator. |
| COUT | O | Comparator output. This is the output of the comparator. |
| Analog | | |
| ANA[7:0] | I | Analog port. These signals are used as inputs to the Analog-to-Digital Converter (ADC). |
| VREF | I/O | ADC reference voltage input. Note: When configuring ADC using external Vref, PB5 is used as VREF in 28-pin package. |
| Oscillators | | |
| XIN | I | External crystal input. This is the input pin to the crystal oscillator. A crystal is connected between it and the XOUT pin to form the oscillator. In addition, this pin is used with external RC networks or external clock drivers to provide the system clock. |
| XOUT | O | External crystal output. This pin is the output of the crystal oscillator. A crystal is connected between it and the XIN pin to form the oscillator. |
| Clock Input | | |
| CLKIN | I | Clock input signal. This pin can be used to input a TTL-level signal to be used as the system clock. |
| LED Drivers | | |

Table 3. Signal Descriptions (Continued)

| Signal Mnemonic | I/O | Description |
|---|-----|--|
| LED | O | Direct LED drive capability. All Port C pins have the capability to drive an LED without any other external components. These pins have programmable drive strengths set by the GPIO block. |
| On-Chip Debugger | | |
| DBG | I/O | Debug. This signal is the control and data input and output to and from the On-Chip Debugger. |
|  Caution: | | The DBG pin is open-drain and requires an external pull-up resistor to ensure proper operation. |
| Reset | | |
| RESET | I/O | RESET. Generates a reset when asserted (driven Low). Also serves as a reset indicator; the Z8 Encore! forces this pin low when in reset. This pin is open-drain and features an enabled internal pull-up resistor. |
| Power Supply | | |
| V _{DD} | I | Digital power supply. |
| AV _{DD} | I | Analog power supply. |
| V _{SS} | I | Digital ground. |
| AV _{SS} | I | Analog ground. |

Pin Characteristics

Table 4 provides detailed characteristics of each pin available on the Z8 Encore! F083A Series 20- and 28-pin devices. Data in Table 4 are sorted alphabetically by the pin symbol mnemonic.

Table 4. Pin Characteristics (20- and 28-pin Devices)

| Symbol Mnemonic | Direction | Reset Direction | Active Low or Active High | Tristate Output | Internal Pull-up or Pull-down | Schmitt Trigger Input | Open Drain Output | 5 V Tolerance |
|-----------------|-----------|-----------------|---------------------------|-----------------|-------------------------------|-----------------------|-------------------|---------------|
| AVDD | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| AVSS | N/A | N/A | N/A | N/A | N/A | N/A | N/A | NA |
| DBG | I/O | I | N/A | Yes | No | Yes | Yes | Yes |

Table 4. Pin Characteristics (20- and 28-pin Devices) (Continued)

| Symbol Mnemonic | Direction | Reset Direction | Active Low or Active High | Tristate Output | Internal Pull-up or Pull-down | Schmitt Trigger Input | Open Drain Output | 5 V Tolerance |
|-----------------|-----------|-------------------------|---------------------------|-----------------|---|-----------------------|---|---------------|
| PA[7:0] | I/O | I | N/A | Yes | Programmable Pull-up | Yes | Yes, Programmable | PA[7:2] only |
| PB[5:0] | I/O | I | N/A | Yes | Programmable Pull-up | Yes | Yes, Programmable | No |
| PC[7:0] | I/O | I | N/A | Yes | Programmable Pull-up | Yes | Yes, Programmable | PC[7:3] only |
| RESET/PD0 | I/O | I/O (defaults to RESET) | Low (in RESET mode) | Yes (PD0 only) | programmable for PD0; always on for RESET | Yes | Programmable for PD0; always on for RESET | Yes |
| VDD | N/A | N/A | N/A | N/A | | | N/A | N/A |
| VSS | N/A | N/A | N/A | N/A | | | N/A | N/A |



Address Space

The eZ8 CPU accesses three distinct address spaces as follows:

- The Register File addresses access for the general purpose registers and the eZ8 CPU, peripheral, and GPIO port control registers.
- The Program Memory addresses access for all the memory locations having executable code and/or data.
- The Data Memory addresses access for all the memory locations containing only the data.

The following sections describe about these three address spaces. For more detailed information on the eZ8 CPU and its address space, refer to *eZ8 CPU User Manual* available for download at www.zilog.com.

Register File

The Register File address space in the Z8 Encore! MCU is 4 KB (4096 bytes). The Register File consists of two sections: control registers and general purpose registers. When instructions are executed, registers defined as source are read and registers defined as destinations are written. The architecture of the eZ8 CPU allows all general purpose registers to function as accumulators, address pointers, index registers, stack areas, or scratch pad memory.

The upper 256 bytes of the 4 KB Register File address space are reserved for control of the eZ8 CPU, on-chip peripherals, and the I/O ports. These registers are located at addresses from F00H to FFFH. Some of the addresses within the 256 B control register section are reserved (unavailable). Reading from a reserved Register File address returns an undefined value. Writing to reserved Register File addresses is not recommended and produces unpredictable results.

The on-chip RAM always begins at address 000H in the Register File address space. The Z8 Encore! F083A Series devices contain up to 256 B of on-chip RAM. Reading from Register File addresses outside the available RAM addresses (and not within the control register address space), returns an undefined value. Writing to these Register File addresses has no effect.

Program Memory

The eZ8 CPU supports 64 KB of program memory address space. The Z8 Encore! F083A Series devices contain 1 KB to 12 KB of on-chip Flash memory in the program memory address space, depending on the device. Reading from program memory addresses outside

the available Flash memory addresses returns FFH. Writing to these unimplemented program memory addresses produces no effect. [Table 5](#) describes the program memory maps for the Z8 Encore! F083A Series products.

Table 5. Z8 Encore! F083A Series Program Memory Maps

| Program Memory Address (Hex) | Function |
|------------------------------|--------------------|
| Z8F083A Products | |
| 0000–0001 | Flash Option Bits |
| 0002–0003 | Reset Vector |
| 0004–003D | Interrupt Vectors* |
| 003E–1FFF | Program Memory |
| Z8F043A Products | |
| 0000–0001 | Flash Option Bits |
| 0002–0003 | Reset Vector |
| 0004–003D | Interrupt Vectors* |
| 003E–0FFF | Program Memory |

* See [Table 31](#) on page 54 for a list of interrupt vectors.

Data Memory

The Z8 Encore! F083A Series does not use the eZ8 CPU 64 KB data memory address space.

Flash Information Area

[Table 6](#) on page 17 describes the Z8 Encore! F083A Series Flash information area. The 128 byte information area is accessed, by setting bit 7 of the Flash page select register to 1. When access is enabled, the Flash information area is mapped into the program memory and overlays the 128 bytes at addresses FE00H to FE7FH. When the information area access is enabled, all reads from these program memory addresses return the information area data rather than the program memory data. Access to the Flash information area is read-only.

Table 6. Z8 Encore! F083A Series Flash Memory Information Area Map

| Program Memory Address (Hex) | Function |
|-------------------------------------|--|
| FE00–FE3F | Zilog option bits |
| FE40–FE53 | Part Number 20-character ASCII alphanumeric code Left justified and filled with FH |
| FE54–FE5F | Reserved |
| FE60–FE7F | Zilog calibration data |
| FE80–FFFF | Reserved |



Register Map

Table 7 provides the address map for the register file of the Z8 Encore! F083A Series devices. Consider registers for unimplemented peripherals as reserved.

Table 7. Register File Address Map

| Address (Hex) | Register Description | Mnemonic | Reset (Hex) | Page # |
|--|-----------------------------------|----------|-------------|--------|
| General Purpose RAM | | | | |
| 000–0FF | General purpose register file RAM | — | XX | |
| 100–EFF | Reserved | — | XX | |
| Timer 0 | | | | |
| F00 | Timer 0 high byte | T0H | 00 | 79 |
| F01 | Timer 0 low byte | T0L | 01 | 79 |
| F02 | Timer 0 reload high byte | T0RH | FF | 80 |
| F03 | Timer 0 reload low byte | T0RL | FF | 80 |
| F04 | Timer 0 PWM high byte | T0PWMH | 00 | 81 |
| F05 | Timer 0 PWM low byte | T0PWML | 00 | 81 |
| F06 | Timer 0 control 0 | T0CTL0 | 00 | 81 |
| F07 | Timer 0 control 1 | T0CTL1 | 00 | 82 |
| Timer 1 | | | | |
| F08 | Timer 1 high byte | T1H | 00 | 79 |
| F09 | Timer 1 low byte | T1L | 01 | 79 |
| F0A | Timer 1 reload high byte | T1RH | FF | 80 |
| F0B | Timer 1 reload low byte | T1RL | FF | 80 |
| F0C | Timer 1 PWM high byte | T1PWMH | 00 | 81 |
| F0D | Timer 1 PWM low byte | T1PWML | 00 | 81 |
| F0E | Timer 1 control 0 | T1CTL0 | 00 | 81 |
| F0F | Timer 1 control 1 | T1CTL1 | 00 | 79 |
| F10–F6F | Reserved | — | XX | |
| Analog-to-Digital Converter (ADC) | | | | |
| F70 | ADC control 0 | ADCCTL0 | 00 | 96 |
| F71 | Reserved | — | XX | |
| F72 | ADC data high byte | ADCD_H | XX | 98 |
| F73 | ADC data low bits | ADCD_L | XX | 98 |
| F74 | ADC sample settling time | ADCSST | 0F | 99 |
| XX=Undefined | | | | |

Table 7. Register File Address Map (Continued)

| Address (Hex) | Register Description | Mnemonic | Reset (Hex) | Page # |
|-----------------------------|-------------------------|----------|-------------|--------|
| F75 | ADC sample time | ADCST | 3F | 100 |
| F76 | ADC Clock Prescale | ADCCP | 00 | 101 |
| F77–F7F | Reserved | — | XX | |
| Low Power Control | | | | |
| F80 | Power control 0 | PWRCTL0 | 88 | 35 |
| F81 | Reserved | — | XX | |
| LED Controller | | | | |
| F82 | LED drive enable | LEDEN | 00 | 51 |
| F83 | LED drive level high | LEDLVLH | 00 | 51 |
| F84 | LED drive level low | LEDVLL | 00 | 52 |
| F85 | Reserved | — | XX | |
| Oscillator Control | | | | |
| F86 | Oscillator control | OSCCTL | A0 | 148 |
| F87–F8F | Reserved | — | XX | |
| Comparator 0 | | | | |
| F90 | Comparator 0 control | CMP0 | 14 | 104 |
| F91–FBF | Reserved | — | XX | |
| Interrupt Controller | | | | |
| FC0 | Interrupt request 0 | IRQ0 | 00 | 58 |
| FC1 | IRQ0 enable high bit | IRQ0ENH | 00 | 60 |
| FC2 | IRQ0 enable low Bit | IRQ0ENL | 00 | 60 |
| FC3 | Interrupt request 1 | IRQ1 | 00 | 58 |
| FC4 | IRQ1 enable high bit | IRQ1ENH | 00 | 61 |
| FC5 | IRQ1 enable low bit | IRQ1ENL | 00 | 61 |
| FC6 | Interrupt request 2 | IRQ2 | 00 | 59 |
| FC7 | IRQ2 enable high bit | IRQ2ENH | 00 | 62 |
| FC8 | IRQ2 enable low bit | IRQ2ENL | 00 | 63 |
| FC9–FCC | Reserved | — | XX | |
| FCD | Interrupt edge select | IRQES | 00 | 64 |
| FCE | Shared interrupt select | IRQSS | 00 | 64 |
| FCF | Interrupt control | IRQCTL | 00 | 64 |
| GPIO Port A | | | | |
| FD0 | Port A address | PAADDR | 00 | 43 |
| FD1 | Port A control | PACTL | 00 | 45 |
| XX=Undefined | | | | |

Table 7. Register File Address Map (Continued)

| Address (Hex) | Register Description | Mnemonic | Reset (Hex) | Page # |
|--------------------------------|---------------------------------------|----------|-------------|--------|
| FD2 | Port A input data | PAIN | XX | 45 |
| FD3 | Port A output data | PAOUT | 00 | 45 |
| GPIO Port B | | | | |
| FD4 | Port B address | PBADDR | 00 | 43 |
| FD5 | Port B control | PBCTL | 00 | 45 |
| FD6 | Port B input data | PBIN | XX | 45 |
| FD7 | Port B output data | PBOUT | 00 | 45 |
| GPIO Port C | | | | |
| FD8 | Port C address | PCADDR | 00 | 43 |
| FD9 | Port C control | PCCTL | 00 | 45 |
| FDA | Port C input data | PCIN | XX | 45 |
| FDB | Port C output data | PCOUT | 00 | 45 |
| GPIO Port D | | | | |
| FDC | Port D address | PDADDR | 00 | 43 |
| FDD | Port D control | PDCTL | 00 | 45 |
| FDE | Reserved | — | XX | |
| FDF | Port D output data | PDOUT | 00 | 45 |
| FE0–FEF | Reserved | — | XX | |
| Watchdog Timer | | | | |
| FF0 | Reset status | RSTSTAT | XX | 90 |
| | WDT control | WDTCTL | XX | 90 |
| FF1 | WDT reload upper byte | WDTU | FF | 91 |
| FF2 | WDT reload high byte | WDTH | FF | 91 |
| FF3 | WDT reload low byte | WDTL | FF | 91 |
| FF4–FF5 | Reserved | — | XX | |
| Trim Bit Control | | | | |
| FF6 | Trim bit address | TRMADR | 00 | 121 |
| FF7 | Trim data | TRMDR | XX | 121 |
| Flash Memory Controller | | | | |
| FF8 | Flash control | FCTL | 00 | 114 |
| FF8 | Flash status | FSTAT | 00 | 115 |
| FF9 | Flash page select | FPS | 00 | 115 |
| | Flash sector protect | FPROT | 00 | 116 |
| FFA | Flash programming frequency high byte | FFREQH | 00 | 117 |
| XX=Undefined | | | | |

Table 7. Register File Address Map (Continued)

| Address (Hex) | Register Description | Mnemonic | Reset (Hex) | Page # |
|----------------|--------------------------------------|----------|-------------|------------------------------------|
| FFB | Flash programming frequency low byte | FFREQ_L | 00 | 117 |
| eZ8 CPU | | | | |
| FFC | Flags | — | XX | Refer to eZ8 CPU User Manual |
| FFD | Register pointer | RP | XX | |
| FFE | Stack pointer high byte | SPH | XX | |
| FFF | Stack pointer low byte | SPL | XX | |
| XX=Undefined | | | | |

Reset and Stop Mode Recovery

The reset controller in the Z8 Encore! F083A Series controls Reset and Stop Mode Recovery operations. In a typical operation, the following events cause a Reset:

- Power-On Reset
- Voltage Brownout
- Watchdog Timer time-out (when configured by the WDT_RES Flash option bit to initiate a reset).
- External $\overline{\text{RESET}}$ pin assertion (when the alternate Reset function is enabled by the GPIO register).
- On-Chip Debugger initiated reset (OCDCTL[0] set to 1).

When the device is in STOP mode, a Stop Mode Recovery is initiated by either of the following:

- WDT time-out.
- GPIO port input pin transition on an enabled Stop Mode Recovery source.

The VBO circuitry on the device generates the VBO reset when the supply voltage drops below a minimum safe level.

Reset Types

The Z8 Encore! F083A Series provides different types of Reset operation. Stop Mode Recovery is considered as a form of reset. [Table 8](#) lists the types of reset and their operating characteristics. The system reset is longer, if the external crystal oscillator is enabled by the Flash option bits, allowing additional time for oscillator start-up.

Table 8. Reset and Stop Mode Recovery Characteristics and Latency

| Reset Type | Control Registers | Reset Characteristics and Latency | |
|--|-----------------------|-----------------------------------|---|
| | | eZ8 CPU | Reset Latency (Delay) |
| System Reset | Reset (as applicable) | Reset | About 66 internal precision oscillator Cycles |
| System Reset with Crystal Oscillator Enabled | Reset (as applicable) | Reset | About 5000 internal precision oscillator Cycles |

Table 8. Reset and Stop Mode Recovery Characteristics and Latency (Continued)

| Reset Type | Reset Characteristics and Latency | | |
|--|--|---------|---|
| | Control Registers | eZ8 CPU | Reset Latency (Delay) |
| Stop Mode Recovery | Unaffected, except WDT_CTL and OSC_CTL registers | Reset | About 66 internal precision oscillator cycles |
| Stop Mode Recovery with crystal oscillator enabled | Unaffected, except WDT_CTL and OSC_CTL registers | Reset | About 5000 internal precision oscillator cycles |

During a system Reset or Stop Mode Recovery, the Z8 Encore! F083A Series device is held in reset for about 66 cycles of the internal precision oscillator. If the crystal oscillator is enabled in the Flash option bits, the reset period is increased to about 5000 IPO cycles. When a reset occurs because of a low voltage condition or POR, the reset delay is measured from the time the supply voltage first exceeds the POR level (discussed later in this chapter). If the external pin reset remains asserted at the end of the reset period, the device remains in reset until the pin is deasserted.

At the beginning of reset, all GPIO pins are configured as inputs with pull-up resistor disabled, except PD0 which is shared with the reset pin. On Reset, the Port D0 pin is configured as a bidirectional open-drain reset. This pin is internally driven low during port reset, after which the user code reconfigures this pin as a general purpose output.

During reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crystal oscillator and Watchdog Timer Oscillator continues to run.

On reset, control registers within the Register File that have a defined reset value are loaded with their reset values. Other control registers (including the Stack Pointer, Register Pointer, and Flags) and general purpose RAM are undefined following the reset. The eZ8 CPU fetches the reset vector at program memory addresses 0002H and 0003H and loads that value into the program counter. Program execution begins at the reset vector address.

Because the control registers are re-initialized by a system reset, the system clock after reset is always the IPO. User software must reconfigure the oscillator control block, to enable and select the correct system clock source.

Reset Sources

Table 9 lists the possible sources of a system reset.

Table 9. Reset Sources and Resulting Reset Type

| Operating Mode | Reset Source | Special Conditions |
|----------------------|---|---|
| NORMAL or HALT modes | Power-On Reset / Voltage Brownout | Reset delay begins after supply voltage exceeds POR level |
| | WDT time-out when configured for reset | None |
| | RESET pin assertion | All reset pulses less than four system clocks in width are ignored. |
| | On-Chip Debugger initiated reset (OCDCTL[0] set to 1) | System, except the On-Chip Debugger is unaffected by the reset |
| STOP mode | Power-On Reset / Voltage Brownout | Reset delay begins after supply voltage exceeds POR level |
| | RESET pin assertion | All reset pulses less than 12 ns are ignored |
| | DBG pin driven Low | None |

Power-On Reset

Each device in the Z8 Encore! F083A Series contains an internal POR circuit. The POR circuit monitors the digital supply voltage and holds the device in the Reset state until the digital supply voltage reaches a safe operating level. After the supply voltage exceeds the POR voltage threshold (V_{POR}), the device is held in the Reset state until the POR counter has timed out. If the crystal oscillator is enabled by the option bits, the time-out is longer.

After the Z8 Encore! F083A Series device exits the POR state, the eZ8 CPU fetches the reset vector. Following the POR, the POR status bit in the reset status (RSTSTAT) register is set to 1.

Figure 6 on page 26 displays POR operation. For POR threshold voltage (V_{POR}), see [Electrical Characteristics](#) on page 177.




Figure 6. Power-On Reset Operation

Voltage Brownout Reset

The devices in the Z8 Encore! F083A Series provide low VBO protection. The VBO circuit forces the device to the Reset state, when the supply voltage drops below the VBO threshold voltage (unsafe level). While the supply voltage remains below the POR threshold voltage (V_{POR}), the VBO circuit holds the device in reset.

After the supply voltage exceeds the POR threshold voltage, the device progresses through a full system reset sequence, as described in the POR section. Following POR, the POR status bit in the reset status (RSTSTAT) register is set to 1. [Figure 7](#) on page 27 displays VBO operation. For the VBO and POR threshold voltages (V_{VBO} and V_{POR}), see [Electrical Characteristics](#) on page 177.

The POR level is greater than the VBO level by the specified hysteresis value. This ensures that the device undergoes a POR after recovering from a VBO condition.

The VBO circuit is either enabled or disabled during STOP mode. Operations during STOP mode is set by the V_{BO_AO} Flash option bit. For more details on configuring V_{BO_AO} , see [Flash Option Bits](#) on page 119.




Figure 7. Voltage Brown-Out Reset Operation

Watchdog Timer Reset

If the device is in NORMAL or STOP mode, the WDT initiates a system reset at time-out if the WDT_RES Flash option bit is programmed to 1. This is the unprogrammed state of the WDT_RES Flash option bit. If the bit is programmed to 0, it configures the WDT to cause an interrupt, not a system reset, at time-out. The WDT status bit in the reset status (RSTSTAT) register is set to 1 to signify that the reset was initiated by the WDT.

External Reset Input

The $\overline{\text{RESET}}$ pin has a schmitt-triggered input and an internal pull-up resistor. Once the $\overline{\text{RESET}}$ pin is asserted for a minimum of four system clock cycles, the device progresses through the system reset sequence. Because of the possible asynchronicity of the system clock and reset signals, the required reset duration may be three or four clock periods. A reset pulse of three clock cycles in duration might trigger a reset and a reset pulse of four cycles in duration always triggers a reset.

While the $\overline{\text{RESET}}$ input pin is asserted low, the Z8 Encore! F083A Series devices remain in the Reset state. If the $\overline{\text{RESET}}$ pin is held low beyond the system reset time-out, the

device exits the Reset state on the system clock rising edge following $\overline{\text{RESET}}$ pin deassertion. Following a system reset initiated by the external $\overline{\text{RESET}}$ pin, the EXT status bit in the reset status (RSTSTAT) register is set to 1.

External Reset Indicator

During system reset or when enabled by the GPIO logic, the $\overline{\text{RESET}}$ pin functions as an open-drain (active low) RESET mode indicator in addition to the input functionality. This reset output feature allows an Z8 Encore! F083A Series device to reset other components to which it is connected, even if that reset is caused by internal sources such as POR, VBO, or WDT events. See [Port A–D Control Registers](#) on page 44.

After an internal Reset event occurs, the internal circuitry begins driving the $\overline{\text{RESET}}$ pin low. The $\overline{\text{RESET}}$ pin is held low by the internal circuitry until the appropriate delay listed in [Table 8](#) on page 23 has elapsed.

On-Chip Debugger Initiated Reset

A POR is initiated using the On-Chip Debugger by setting the RST bit in the OCD control register. The On-Chip Debugger block is not reset, but the rest of the chip goes through a normal system reset. The RST bit automatically clears during the system reset. Following the system reset, the POR bit in the reset status (RSTSTAT) register is set.

Stop Mode Recovery

The device enters the STOP mode when the STOP instruction is executed by the eZ8 CPU. For more details on STOP mode, see [Low-Power Modes](#) on page 33. During Stop Mode Recovery, the CPU is held in reset for about 66 IPO cycles if the crystal oscillator is disabled or about 5000 cycles if it is enabled.

Stop Mode Recovery does not affect the on-chip registers other than the reset status (RSTSTAT) register and the oscillator control register (OSCCTL). After any Stop Mode Recovery, the IPO is enabled and selected as the system clock. If another system clock source is required or IPO disabling is required, the Stop Mode Recovery code must reconfigure the oscillator control block such that the correct system clock source is enabled and selected.

The eZ8 CPU fetches the reset vector at program memory addresses 0002H and 0003H and loads that value into the program counter. Program execution begins at the reset vector address. Following Stop Mode Recovery, the STOP bit in the reset status (RSTSTAT) register is set to 1. [Table 10](#) lists the Stop Mode Recovery sources and resulting actions. The following sections provide more detailed information about each of the Stop Mode Recovery sources.

Table 10. Stop Mode Recovery Sources and Resulting Action

| Operating Mode | Stop Mode Recovery Source | Action |
|----------------|---|--|
| STOP mode | WDT time-out when configured for Reset | Stop Mode Recovery |
| | WDT time-out when configured for interrupt | Stop Mode Recovery followed by interrupt (if interrupts are enabled) |
| | Data transition on any GPIO port pin enabled as a Stop Mode Recovery source | Stop Mode Recovery |
| | Assertion of external $\overline{\text{RESET}}$ Pin | System reset |
| | Debug pin driven Low | System reset |

Stop Mode Recovery using Watchdog Timer Time-Out

If the WDT times out during STOP mode, the device undergoes a Stop Mode Recovery sequence. In the reset status (RSTSTAT) register, the WDT and STOP bits are set to 1. If the WDT is configured to generate an interrupt upon time-out and the Z8 Encore! F083A Series device is configured to respond to interrupts, the eZ8 CPU services the WDT interrupt request following the normal Stop Mode Recovery sequence.

Stop Mode Recovery using GPIO Port Pin Transition

Each of the GPIO port pins can be configured as a Stop Mode Recovery input source. If any GPIO pin is enabled as a Stop Mode Recovery source, a change in the input pin value (from high to low or from low to high) initiates Stop Mode Recovery. In the reset status (RSTSTAT) register, the STOP bit is set to 1.



Caution: *In STOP mode, the GPIO port input data registers (PxIN) are disabled. The port input data registers record the port transition only if the signal stays on the port pin through the end of the Stop Mode Recovery delay. As a result, short pulses on the port pin initiates Stop Mode Recovery without being written to the port input data register or without initiating an interrupt (if enabled for that pin).*

Stop Mode Recovery Using the External $\overline{\text{RESET}}$ Pin

When the Z8 Encore! F083A Series device is in STOP mode and the external $\overline{\text{RESET}}$ pin is driven low, a system reset occurs. Because of a glitch filter operating on the $\overline{\text{RESET}}$ pin, the low pulse must be greater than the minimum width specified about 12 ns, or it is ignored. The EXT bit in the reset status (RSTSTAT) register is set.

Debug Pin Driven Low

Debug reset is initiated when the On-Chip Debugger detects any of the following error conditions on the DBG pin:

- Serial break (a minimum of nine continuous bits low)
- Framing error (received STOP bit is low)
- Transmit collision (OCD and host simultaneous transmission detected by the OCD)

When the Z8F083 is in STOP mode, the debug reset will cause a system reset. The On-Chip Debugger block is not reset, but the rest of the chip goes through a normal system reset. The POR bit in the reset (RSTSTAT) register is set to 1.

Reset Register Definitions

Reset Status Register

The reset status (RSTSTAT) register detailed in [Table 11](#) is a read-only register that indicates the source of the most recent Reset event, a Stop Mode Recovery event, or a WDT time-out event. Reading this register resets the upper four bits to 0.

This register shares its address with the Watchdog timer control register, which is write-only.

Table 11. Reset Status Register (RSTSTAT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------------------|------|-----|-----|----------|---|---|---|
| FIELD | POR | STOP | WDT | EXT | Reserved | | | |
| RESET | See descriptions below | | | 0 | 0 | 0 | 0 | 0 |
| R/W | R | R | R | R | R | R | R | R |
| ADDR | FF0H | | | | | | | |

| Reset or Stop Mode Recovery Event | POR | STOP | WDT | EXT |
|---|-----|------|-----|-----|
| Power-On Reset | 1 | 0 | 0 | 0 |
| Reset using $\overline{\text{RESET}}$ pin assertion | 0 | 0 | 0 | 1 |
| Reset using WDT time-out | 0 | 0 | 1 | 0 |
| Reset using the On-Chip Debugger (OCTCTL[1] set to 1) | 1 | 0 | 0 | 0 |
| Reset from STOP mode using DBG pin driven Low | 1 | 0 | 0 | 0 |
| Stop Mode Recovery using GPIO pin transition | 0 | 1 | 0 | 0 |
| Stop Mode Recovery using WDT time-out | 0 | 1 | 1 | 0 |

POR—Power-On Reset indicator

This bit is set to 1 if a POR event occurs and is reset to 0, if a WDT time-out or Stop Mode Recovery occurs. Reading this register also resets this bit to 0.

STOP—Stop Mode Recovery indicator

This bit is set to 1 if a Stop Mode Recovery occurs. If the STOP and WDT bits are both set to 1, the Stop Mode Recovery occurs because of a WDT time-out. If the STOP bit is 1 and the WDT bit is 0, the Stop Mode Recovery is not caused by a WDT time-out. This bit is reset by a POR or a WDT time-out that occurred while not in STOP mode. Reading this register also resets this bit.

WDT—Watchdog Timer time-out indicator

This bit is set to 1 if a WDT time-out occurs. A POR resets this pin. A Stop Mode Recovery from a change in an input pin also resets this bit. Reading this register resets this bit. This read must occur before clearing the WDT interrupt.

EXT—External reset indicator

If this bit is set to 1, a reset initiated by the external $\overline{\text{RESET}}$ pin occurred. A POR or a Stop Mode Recovery from a change in an input pin resets this bit. Reading this register resets this bit.

Reserved—Must be 0.



Low-Power Modes

The Z8 Encore! F083A Series products contain power saving features. The highest level of power reduction is provided by the STOP mode. The next level of power reduction is provided by the HALT mode.

Further power savings are implemented by disabling the individual peripheral blocks while in NORMAL mode.

You must not enable the pull-up register bits for unused GPIO pins, since these ports are default output to VSS. Unused GPIOs include those missing on 20-pin packages, and the ADC-enabled 28-pin packages.

STOP Mode

Executing the eZ8 CPU's STOP instruction places the device into STOP mode. In STOP mode, the operating characteristics are:

- Primary crystal oscillator and internal precision oscillator are stopped; XIN and XOUT (if previously enabled) are disabled, and PA0/PA1 revert to the states programmed by the GPIO registers.
- System clock is stopped.
- eZ8 CPU is stopped.
- Program counter (PC) stops incrementing.
- WDT's internal RC oscillator continues to operate if enabled by the oscillator control register.
- If enabled, the WDT logic continues to operate.
- If enabled for operation in STOP mode by the associated Flash option bit, the VBO protection circuit continues to operate.
- All other on-chip peripherals are idle.

To minimize the current in STOP mode, all GPIO pins that are configured as digital inputs must be driven to VDD when the pull-up register bit is enabled or to one of power rail (VDD or GND) when the pull-up register bit is disabled. The device is brought out of STOP mode using Stop Mode Recovery. For more information about Stop Mode Recovery, see [Reset and Stop Mode Recovery](#) on page 23.

HALT Mode

Executing the eZ8 CPU HALT instruction places the device into HALT mode. In HALT mode, the operating characteristics are:

- Primary oscillator is enabled and continues to operate.
- System clock is enabled and continues to operate.
- eZ8 CPU is stopped.
- Program counter (PC) stops incrementing.
- WDT's internal RC oscillator continues to operate.
- If enabled, the WDT continues to operate.
- All other on-chip peripherals continue to operate.

The eZ8 CPU is brought out of HALT mode by any one of the following operations:

- Interrupt
- WDT time-out (interrupt or reset)
- POR
- VBO reset
- External $\overline{\text{RESET}}$ pin assertion

To minimize current in HALT mode, all GPIO pins that are configured as digital inputs must be driven to VDD when pull-up register bit is enabled or to one of power rail (VDD or GND) when pull-up register bit is disabled.

Peripheral Level Power Control

In addition to the STOP and HALT modes, it is possible to disable each peripheral on each of the Z8 Encore! F083A Series devices. Disabling a given peripheral minimizes its power consumption.

Power Control Register Definitions

Power Control Register 0

Each bit of the following registers disables a peripheral block, either by gating its system clock input or by removing power from the block.

► **Note:** *This register is only reset during a POR sequence. Other system Reset events do not affect it.*

Table 12. Power Control Register 0 (PWRCTL0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|-----|----------|----------|------|----------|
| FIELD | Reserved | | | VBO | Reserved | Reserved | COMP | Reserved |
| RESET | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F80H | | | | | | | |

Reserved—Must be 0.

VBO—Voltage Brownout detector disable

This bit is only effect when the VBO_AO Flash option bit is disabled. In STOP mode, VBO is always disabled when the VBO_AO Flash option bit is disabled. For VBO_AO Flash option bit function, see [Flash Option Bits](#) on page 119.

0 = VBO enabled

1 = VBO disabled

COMP—Comparator disable

0 = Comparator is enabled

1 = Comparator is disabled

Reserved—Must be 0.



General Purpose Input/Output

The Z8 Encore! F083A Series products support a maximum of 23 port pins (Port A–D) for general purpose input/output (GPIO) operations. Each port contains control and data registers. The GPIO control registers determine data direction, open-drain, output drive current, programmable pull-ups, Stop Mode Recovery functionality, and alternate pin functions. Each port pin is individually programmable. In addition, the Port C pins are capable of direct LED drive at programmable drive strengths.

GPIO Port Availability by Device

Table 13 lists the port pins available with each device and package type.

Table 13. Port Availability by Device and Package Type

| Devices | Package | 10-Bit ADC | Port A | Port B | Port C | Port D | Total I/O |
|------------------|---------|------------|--------|--------|--------|--------|-----------|
| Z8F083A, Z8F043A | 20-pin | Yes | [7:0] | [3:0] | [3:0] | [0] | 17 |
| Z8F083A, Z8F043A | 28-pin | Yes | [7:0] | [5:0] | [7:0] | [0] | 23 |

Note: 20-pin and 28-pin and 10-bit ADC Enabled or Disabled is selected through Option Bits

Architecture

Figure 8 on page 38 displays a simplified block diagram of a GPIO port pin. In this figure, the ability to accommodate alternate function and variable port current drive strength is not displayed.




Figure 8. GPIO Port Pin Block Diagram

GPIO Alternate Functions

Many of the GPIO port pins are used for general purpose input/output and access to on-chip peripheral functions such as the timers and serial communication devices. The Port A–D alternate function sub-registers configure these pins for either GPIO or Alternate Function operation. When a pin is configured for alternate function, control of the port pin direction (input/output) is passed from the Port A–D data direction registers to the alternate function assigned to this pin. Table 14 on page 40 lists the alternate functions possible with each port pin. The alternate function associated at a pin is defined through alternate function sub-registers AFS1 and AFS2.

The crystal oscillator functionality is not controlled by the GPIO block. When the crystal oscillator is enabled in the oscillator control block, the GPIO functionality of PA0 and PA1 is overridden. In that case, pins PA0 and PA1 functions as input and output for the crystal oscillator.

PA0 and PA6 contain two different timer functions, a timer input and a complementary timer output. Both of these functions require the same GPIO configuration, the selection between the two is based on the TIMER mode. For more details, see Timers on page 65.

Direct LED Drive

The Port C pins provide a sinked current output, capable of driving an LED without requiring an external resistor. The output sinks current at programmable levels of 3 mA, 7 mA, 13 mA, and 20 mA. This mode is enabled through the alternate function sub-register AFS1 and is programmable through the LED control registers.

For correct function, the LED anode must be connected to V_{DD} and the cathode to the GPIO pin.

Using all Port C pins in LED drive mode with maximum current may result in excessive total current. For details on maximum total current for the applicable package, see [Electrical Characteristics](#) on page 177.

Shared Reset Pin

On the 20- and 28-pin devices, the Port D0 pin shares function with a bidirectional reset pin. Unlike all other I/O pins, this pin does not default to GPIO function on power-up. This pin acts as a bidirectional reset until the user software re-configures it. When in GPIO mode, the Port D0 pin functions as output only.

Crystal Oscillator Override

For systems using a crystal oscillator, the pins PA0 and PA1 are connected to the crystal. When the crystal oscillator is enabled, the GPIO settings are overridden and PA0 and PA1 are disabled. See [Oscillator Control Register Definitions](#) on page 148.

5 V Tolerance

In the 20- and 28-pin versions of this device, any pin, which shares functionality with an ADC, crystal or comparator port is not 5 V tolerant, including PA[1:0], PB[5:0] and PC[2:0]. All other signal pins are 5 V tolerant and safely handles inputs higher than V_{DD} even with the pull-ups enabled, but with excess power consumption on pull-up resistor.

External Clock Setup

For systems using an external TTL drive, PB3 is the clock source for 20- and 28-pin devices. In this case, configure PB3 for alternate function CLKIN. Write to the oscillator control register (see page 148) to select the PB3 as the system clock.

Table 14. Port Alternate Function Mapping

| Port | Pin | Mnemonic | Alternate Function Description | Alternate Function Set Register AFS1 |
|------|----------|----------------|---|--------------------------------------|
| A | PA0 | T0IN/T0OUT | Timer 0 input/Timer 0 output complement | N/A |
| | | Reserved | | |
| | PA1 | T0OUT | Timer 0 output | |
| | | Reserved | | |
| | PA2 | Reserved | Reserved | |
| | | Reserved | | |
| | PA3 | Reserved | Reserved | |
| | | Reserved | | |
| | PA4 | Reserved | Reserved | |
| | | Reserved | | |
| | PA5 | Reserved | Reserved | |
| | | Reserved | | |
| | PA6 | T1IN/T1OUT | Timer 1 input/Timer 1 output complement | |
| | | Reserved | | |
| PA7 | T1OUT | Timer 1 output | | |
| | Reserved | | | |

Table 14. Port Alternate Function Mapping (Continued)

| Port | Pin | Mnemonic | Alternate Function Description | Alternate Function Set Register AFS1 |
|----------|-----|----------|--------------------------------|--------------------------------------|
| B | PB0 | Reserved | | AFS1[0]: 0 |
| | | ANA0 | ADC analog input | AFS1[0]: 1 |
| | PB1 | Reserved | | AFS1[1]: 0 |
| | | ANA1 | ADC analog input | AFS1[1]: 1 |
| | PB2 | Reserved | | AFS1[2]: 0 |
| | | ANA2 | ADC analog input | AFS1[2]: 1 |
| | PB3 | CLKIN | External input clock | AFS1[3]: 0 |
| | | ANA3 | ADC analog input | AFS1[3]: 1 |
| | PB4 | Reserved | | AFS1[4]: 0 |
| | | ANA7 | ADC analog input | AFS1[4]: 1 |
| | PB5 | Reserved | | AFS1[5]: 0 |
| | | VREF | ADC reference voltage | AFS1[5]: 1 |
| | PB6 | Reserved | | AFS1[6]: 0 |
| | | Reserved | | AFS1[6]: 1 |
| | PB7 | Reserved | | AFS1[7]: 0 |
| | | Reserved | | AFS1[7]: 1 |

Table 14. Port Alternate Function Mapping (Continued)

| Port | Pin | Mnemonic | Alternate Function Description | Alternate Function Set Register AFS1 |
|------|----------|---------------------|---------------------------------------|--------------------------------------|
| C | PC0 | Reserved | | AFS1[0]: 0 |
| | | ANA4/CINP/LED Drive | ADC or comparator input, or LED drive | AFS1[0]: 1 |
| | PC1 | Reserved | | AFS1[1]: 0 |
| | | ANA5/CINN/LED Drive | ADC or comparator input, or LED drive | AFS1[1]: 1 |
| | PC2 | Reserved | | AFS1[2]: 0 |
| | | ANA6/LED | ADC analog input or LED drive | AFS1[2]: 1 |
| | PC3 | COUT | Comparator output | AFS1[3]: 0 |
| | | LED | LED drive | AFS1[3]: 1 |
| | PC4 | Reserved | | AFS1[4]: 0 |
| | | LED | LED drive | AFS1[4]: 1 |
| | PC5 | Reserved | | AFS1[5]: 0 |
| | | LED | LED drive | AFS1[5]: 1 |
| | PC6 | Reserved | | AFS1[6]: 0 |
| | | LED | LED drive | AFS1[6]: 1 |
| PC7 | Reserved | | AFS1[7]: 0 | |
| | LED | LED drive | AFS1[7]: 1 | |
| D | PD0 | PD0 | Only output mode | AFS1[0]: 0 |
| | | RESET | Default to be Reset function | AFS1[0]: 1 |

Note: Because there is only a single alternate function for each Port A pin, the alternate function set registers are not implemented for Port A. Enabling alternate function selections as described in [Port A–D Alternate Function Subregisters](#) on page 45 automatically enables the associated alternate function.

GPIO Interrupts

Many of the GPIO port pins are used as interrupt sources. Some port pins are configured to generate an interrupt request on either the rising edge or falling edge of the input pin signal. Other port pin interrupt sources, generate an interrupt when any edge occurs (both rising and falling). For more details on interrupts using the GPIO pins, see [Interrupt Controller](#) on page 53.

GPIO Control Register Definitions

Four registers for each port provide access to GPIO control, input data, and output data. [Table 15](#) lists these port registers. Use the Port A–D address and control registers together to provide access to subregisters for port configuration and control.

Table 15. GPIO Port Registers and Subregisters

| Port Register Mnemonic | Port Register Name |
|-----------------------------------|--|
| PxADDR | Port A–D address register (Selects subregisters) |
| PxCTL | Port A–D control register (Provides access to subregisters) |
| PxIN | Port A–D input data register |
| PxOUT | Port A–D output data register |
| Port Sub-Register Mnemonic | Port Register Name |
| PxDD | Data direction |
| PxAF | Alternate function |
| PxOC | Output control (open-drain) |
| PxHDE | High drive enable |
| PxSMRE | Stop Mode Recovery source enable |
| PxPUE | Pull-up enable |
| PxAFS1 | Alternate function set 1 |
| PxAFS2 | Alternate function set 2 |

Port A–D Address Registers

The Port A–D address registers select the GPIO port functionality accessible through the Port A–D control registers. The Port A–D address and control registers combine to provide access to all GPIO port controls (see [Table 16](#)).

Table 16. Port A–D GPIO Address Registers (PxADDR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PADDR[7:0] | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD0H, FD4H, FD8H, FDCH | | | | | | | |

PADDR[7:0]—Port Address

The port address selects one of the subregisters accessible through the port control register.

| PADDR[7:0] | Port Control subregister accessible using the Port A–D Control Registers |
|------------|--|
| 00H | No function. Provides some protection against accidental port reconfiguration. |
| 01H | Data direction |
| 02H | Alternate function |
| 03H | Output control (Open-Drain) |
| 04H | High drive enable |
| 05H | Stop Mode Recovery source enable. |
| 06H | Pull-up enable |
| 07H | Alternate function set 1 |
| 08H | Alternate function set 2 |
| 09H–FFH | No function |

Port A–D Control Registers

The Port A–D control registers set the GPIO port operation. The value in the corresponding Port A–D address register determines, which subregister is read from or written to by a Port A–D control register transaction. See [Table 17](#) on page 45.

Table 17. Port A–D Control Registers (PxCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PCTL | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD1H, FD5H, FD9H, FDDH | | | | | | | |

PCTL[7:0]—Port Control

The port control register provides access to all subregisters that configure the GPIO port operation.

Port A–D Data Direction Subregisters

The Port A–D data direction subregister is accessed through the Port A–D control register by writing 01H to the Port A–D address register. See [Table 18](#).

Table 18. Port A–D Data Direction Sub-Registers (PxDD)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|-----|-----|-----|-----|-----|-----|-----|
| FIELD | DD7 | DD6 | DD5 | DD4 | DD3 | DD2 | DD1 | DD0 |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | If 01H in Port A–D Address Register, accessible through the Port A–D Control Register | | | | | | | |

DD[7:0]—Data direction

These bits control the direction of the associated port pin. Port Alternate function operation overrides the Data direction register setting.

0 = Output. Data in the Port A–D output data register is driven onto the port pin.

1 = Input. The port pin is sampled and the value written into the Port A–D input data register. The output driver is tristated.

Port A–D Alternate Function Subregisters

The Port A–D alternate function subregister is accessed through the Port A–D control register by writing 02H to the Port A–D address register. See [Table 19](#) on page 46. The Port A–D alternate function subregisters enable the alternate function selection on pins. If disabled, the pins functions as GPIO. If enabled, select one of four alternate functions using alternate function set subregisters 1 and 2 as described in the [Port A–D Alternate Function Set 1 Subregisters](#) on page 48 and [Port A–D Alternate Function Set 2](#)

[Subregisters](#) on page 49. To determine the alternate functions associated with each port pin, see [GPIO Alternate Functions](#) on page 38.



Caution: *Do not enable alternate functions for GPIO port pins for which there is no associated alternate function. Failure to follow this guideline results in unpredictable operation.*

Table 19. Port A–D Alternate Function Subregisters (PxAF)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|-----|-----|-----|-----|-----|-----|-----|
| FIELD | AF7 | AF6 | AF5 | AF4 | AF3 | AF2 | AF1 | AF0 |
| RESET | 00H (Ports A–C); 01H (Port D) | | | | | | | |
| R/W | R/W | | | | | | | |
| ADDR | If 02H in Port A–D Address Register, accessible through the Port A–D Control Register | | | | | | | |

AF[7:0]—Port alternate function enabled
 0 = The port pin is in NORMAL mode and the DD_x bit in the Port A–D data direction subregister determines the direction of the pin.
 1 = The alternate function selected through alternate function set subregisters is enabled. Port pin operation is controlled by the alternate function.

Port A–D Output Control Subregisters

The Port A–D output control subregister is accessed through the Port A–D control register by writing 03H to the Port A–D address register. See [Table 20](#). Setting the bits in the Port A–D output control subregisters to 1, configures the specified port pins for open-drain operation. These subregisters affect the pins directly and, as a result, alternate functions are also affected.

Table 20. Port A–D Output Control Subregisters (PxOC)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|------|------|------|------|------|------|------|
| FIELD | POC7 | POC6 | POC5 | POC4 | POC3 | POC2 | POC1 | POC0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | If 03H in Port A–D Address Register, accessible through the Port A–D Control Register | | | | | | | |

POC[7:0]—Port output control
 These bits function independently of the alternate function bit and always disable the drains, if set to 1.

0 = The drains are enabled for any output mode (unless overridden by the alternate function).
1 = The drain of the associated pin is disabled (OPEN-DRAIN mode).

Port A–D High Drive Enable Subregisters

The Port A–D high drive enable subregister is accessed through the Port A–D control register by writing 04H to the Port A–D address register. See [Table 21](#). Setting the bits in the Port A–D high drive enable subregisters to 1 configures, the specified port pins for high output current drive operation. The Port A–D high drive enable subregister affects the pins directly and, as a result, alternate functions are also affected.

Table 21. Port A–D High Drive Enable Subregisters (PxHDE)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|-------|-------|-------|-------|-------|-------|-------|
| FIELD | PHDE7 | PHDE6 | PHDE5 | PHDE4 | PHDE3 | PHDE2 | PHDE1 | PHDE0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | If 04H in Port A–D Address Register, accessible through the Port A–D Control Register | | | | | | | |

PHDE[7:0]—Port high drive enabled
0 = The port pin is configured for standard output current drive.
1 = The port pin is configured for high output current drive.

Port A–D Stop Mode Recovery Source Enable Subregisters

The Port A–D Stop Mode Recovery source enable subregister is accessed through the Port A–D control register by writing 05H to the Port A–D address register. See [Table 22](#). Setting the bits in the Port A–D Stop Mode Recovery source enable subregisters to 1, configures the specified port pins as a Stop Mode Recovery source. During STOP mode, any logic transition on a port pin enabled as a Stop Mode Recovery source initiates Stop Mode Recovery.

Table 22. Port A–D Stop Mode Recovery Source Enable Subregisters (PxSMRE)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|--------|--------|--------|--------|--------|--------|--------|
| FIELD | PSMRE7 | PSMRE6 | PSMRE5 | PSMRE4 | PSMRE3 | PSMRE2 | PSMRE1 | PSMRE0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | If 05H in Port A–D Address Register, accessible through the Port A–D Control Register | | | | | | | |

PSMRE[7:0]—Port Stop Mode Recovery source enabled

0 = The port pin is not configured as a Stop Mode Recovery source. Transitions on this pin during STOP mode do not initiate Stop Mode Recovery.

1 = The port pin is configured as a Stop Mode Recovery source. Any logic transition on this pin during STOP mode initiates Stop Mode Recovery.

Port A–D Pull-up Enable Subregisters

The Port A–D pull-up enable subregister is accessed through the Port A–D control register by writing 06H to the Port A–D address register. See [Table 23](#). Setting the bits in the Port A–D pull-up enable subregisters, enables a weak internal resistive pull-up on the specified port pins.

Table 23. Port A–D Pull-Up Enable Subregisters (PxPUE)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|---|----------|----------|----------|----------|----------|----------|----------|
| FIELD | PPUE7 | PPUE6 | PPUE5 | PPUE4 | PPUE3 | PPUE2 | PPUE1 | PPUE0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | If 06H in Port A–D Address Register, accessible through the Port A–D Control Register | | | | | | | |

PPUE[7:0]—Port pull-up enabled

0 = The weak pull-up on the port pin is disabled.

1 = The weak pull-up on the port pin is enabled.

Port A–D Alternate Function Set 1 Subregisters

The Port A–D alternate function set1 subregister is accessed through the Port A–D control register by writing 07H to the Port A–D address register. See [Table 24](#) on page 49. The alternate function set 1 subregisters select the alternate function available at a port pin.

Alternate functions selected by setting or clearing bits of this register are defined in [GPIO Alternate Functions](#) on page 38.

- **Note:** *Alternate function selection on port pins must also be enabled as described in [Port A–D Alternate Function Subregisters](#) on page 45.*

Table 24. Port A–D Alternate Function Set 1 Subregisters (PxAFS1)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|---|----------|----------|----------|----------|----------|----------|----------|
| FIELD | PAFS17 | PAFS16 | PAFS15 | PAFS14 | PAFS13 | PAFS12 | PAFS11 | PAFS10 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | If 07H in Port A–D Address Register, accessible through the Port A–D Control Register | | | | | | | |

PAFS1[7:0]—Port alternate function set 1

0 = Port alternate function selected as defined in [Table 14](#) in [GPIO Alternate Functions](#) section.

1 = Port alternate function selected as defined in [Table 14](#) in [GPIO Alternate Functions](#) section.

Port A–D Alternate Function Set 2 Subregisters

The Port A–D alternate function set 2 subregister is accessed through the Port A–D control register by writing 08H to the Port A–D address register. See [Table 25](#). The alternate function set 2 subregisters selects the alternate function available at a port pin. Alternate functions selected by setting or clearing bits of this register is defined in [Table 14](#) on page 37.

► **Note:** *Alternate function selection on port pins must also be enabled as described in [Port A–D Alternate Function Subregisters](#) on page 45.*

Table 25. Port A–D Alternate Function Set 2 Subregisters (PxAFS2)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|---|----------|----------|----------|----------|----------|----------|----------|
| FIELD | PAFS27 | PAFS26 | PAFS25 | PAFS24 | PAFS23 | PAFS22 | PAFS21 | PAFS20 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | If 08H in Port A–D Address Register, accessible through the Port A–D Control Register | | | | | | | |

PAFS2[7:0]—Port alternate function set 2

0 = Port alternate function selected as defined in [Table 14](#) on page 37.

1 = Port alternate function selected as defined in [Table 14](#) on page 37.

Port A–C Input Data Registers

Reading from the Port A–C input data registers, returns the sampled values from the corresponding port pins. See [Table 26](#) on page 50. The Port A–C input data registers are read-only. The value returned for any unused ports is 0. Unused ports include those missing on the 8- and 28-pin packages, as well as those missing on the ADC-enabled 28-pin packages.

Table 26. Port A–C Input Data Registers (PxIN)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------------|------|------|------|------|------|------|------|
| FIELD | PIN7 | PIN6 | PIN5 | PIN4 | PIN3 | PIN2 | PIN1 | PIN0 |
| RESET | X | X | X | X | X | X | X | X |
| R/W | R | R | R | R | R | R | R | R |
| ADDR | FD2H, FD6H, FDAH | | | | | | | |

PIN[7:0]—Port Input Data

Sampled data from the corresponding port pin input.

0 = Input data is logical 0 (Low).

1 = Input data is logical 1 (High).

Port A–D Output Data Register

The Port A–D output data register controls the output data to the pins. See [Table 27](#).

Table 27. Port A–D Output Data Register (PxOUT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------------------|-------|-------|-------|-------|-------|-------|-------|
| FIELD | POUT7 | POUT6 | POUT5 | POUT4 | POUT3 | POUT2 | POUT1 | POUT0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD3H, FD7H, FDBH, FDFH | | | | | | | |

POUT[7:0]—Port output data

These bits contain the data to be driven to the port pins. The values are only driven if the corresponding pin is configured as an output and the pin is not configured for alternate function operation.

0 = Drive a logical 0 (Low).

1 = Drive a logical 1 (High). High value is not driven if the drain has been disabled by setting the corresponding port output control register bit to 1.

LED Drive Enable Register

The LED drive enable register activates the controlled current drive. See [Table 28](#). The Port C pin must first be enabled by setting the alternate function register to select the LED function. See [Table 14](#) on page 40.

Table 28. LED Drive Enable (LEDEN)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | LEDEN[7:0] | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F82H | | | | | | | |

LEDEN[7:0]—LED drive enable

These bits determine, which Port C pins are connected to an internal current sink.

0 = Tristate the Port C pin.

1 = Connect controlled current sink to the Port C pin.

LED Drive Level High Register

The LED drive level registers contain two control bits for each Port C pin. See [Table 29](#).

These two bits select one of four programmable current drive levels for each Port C pin.

Each pin is individually programmable. See [Table 14](#) on page 40.

Table 29. LED Drive Level High Register (LEDLVLH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | LEDLVLH[7:0] | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F83H | | | | | | | |

LEDLVLH[7:0]—LED level high bits

{LEDLVLH, LEDLVLL} select one of four programmable current drive levels for each Port C pin.

00 = 3 mA

01 = 7 mA

10 = 13 mA

11 = 20 mA

LED Drive Level Low Register

The LED drive level registers contain two control bits for each Port C pin. See [Table 30](#). These two bits selects one of four programmable current drive levels for each Port C pin. Each pin is individually programmable.

Table 30. LED Drive Level Low Register (LEDLVLL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|--------------|----------|----------|----------|----------|----------|----------|----------|
| FIELD | LEDLVLL[7:0] | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F84H | | | | | | | |

LEDLVLL[7:0]—LED level low bits
{LEDLVLH, LEDLVLL} select one of four programmable current drive levels for each Port C pin.
00 = 3 mA
01 = 7 mA
10 = 13 mA
11 = 20 mA

Interrupt Controller

The interrupt controller on the Z8 Encore! F083A Series products prioritizes the interrupt requests from the on-chip peripherals and the GPIO port pins. The features of the interrupt controller include the following:

- Seventeen interrupt sources using sixteen unique interrupt vectors
 - Twelve GPIO port pin interrupt sources
 - Five on-chip peripheral interrupt sources (Comparator Output interrupt shares one interrupt vector with PA6)
- Flexible GPIO interrupts
 - Eight selectable rising and falling edge GPIO interrupts
 - Four dual-edge interrupts
- Three levels of individually programmable interrupt priority
- Watchdog Timer is configured to generate an interrupt

Interrupt requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start an interrupt service routine (ISR). Usually this interrupt service routine is involved with the exchange of data, status information, or control information between the CPU and the interrupting peripheral. When the service routine is completed, the CPU returns to the operation from which it was interrupted.

The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts, the interrupt controller has no effect on operation. For more information regarding interrupt servicing by the eZ8 CPU, refer to *eZ8 CPU User Manual*. The *eZ8 CPU User Manual* is available for download at www.zilog.com.

Interrupt Vector Listing

Table 31 on page 54 lists the interrupts available in order of priority. The interrupt vector is stored with the most-significant byte (MSB) at the even program memory address and the least-significant byte (LSB) at the odd program memory address.

- **Note:** *Some port interrupts are not available on the 20-pin and 28-pin packages. The ADC interrupt is unavailable on devices not containing an ADC.*

Table 31. Trap and Interrupt Vectors in Order of Priority

| Priority | Program Memory Vector Address | Interrupt or Trap Source |
|-----------------|--------------------------------------|---|
| Highest | 0002H | Reset (not an interrupt) |
| | 0004H | Watchdog Timer (see Watchdog Timer chapter) |
| | 003AH | Primary oscillator fail trap (not an interrupt) |
| | 003CH | Watchdog oscillator fail trap (not an interrupt) |
| | 0006H | Illegal instruction trap (not an interrupt) |
| | 0008H | Reserved |
| | 000AH | Timer 1 |
| | 000CH | Timer 0 |
| | 000EH | Reserved |
| | 0010H | Reserved |
| | 0012H | Reserved |
| | 0014H | Reserved |
| | 0016H | ADC |
| | 0018H | Port A7, selectable rising or falling input edge |
| | 001AH | Port A6, selectable rising or falling input edge or Comparator Output |
| | 001CH | Port A5, selectable rising or falling input edge |
| | 001EH | Port A4, selectable rising or falling input edge |
| | 0020H | Port A3, selectable rising or falling input edge |
| | 0022H | Port A2, selectable rising or falling input edge |
| | 0024H | Port A1, selectable rising or falling input edge |
| | 0026H | Port A0, selectable rising or falling input edge |
| | 0028H | Reserved |
| | 002AH | Reserved |
| | 002CH | Reserved |
| | 002EH | Reserved |
| | 0030H | Port C3, both input edges |
| | 0032H | Port C2, both input edges |
| | 0034H | Port C1, both input edges |

Table 31. Trap and Interrupt Vectors in Order of Priority (Continued)

| Priority | Program Memory Vector Address | Interrupt or Trap Source |
|----------|-------------------------------|---------------------------|
| Lowest | 0036H | Port C0, both input edges |
| | 0038H | Reserved |

Architecture

Figure 9 displays the interrupt controller block diagram.




Figure 9. Interrupt Controller Block Diagram

Operation

Master Interrupt Enable

The master interrupt enable bit (IRQE) in the interrupt control register globally enables and disables the interrupts.

Interrupts are globally enabled by any of the following actions:

- Execution of an EI (enable interrupt) instruction

- Execution of an IRET (return from interrupt) instruction
- Writing 1 to the IRQE bit in the interrupt control register

Interrupts are globally disabled by any of the following actions:

- Execution of a DI (disable interrupt) instruction
- eZ8 CPU acknowledgement of an interrupt service request from the interrupt controller
- Writing a 0 to the IRQE bit in the interrupt control register
- Reset
- Execution of a trap instruction
- Illegal instruction Trap
- Primary oscillator fail trap
- Watchdog oscillator fail trap

Interrupt Vectors and Priority

The interrupt controller supports three levels of interrupt priority. Level 3 is the highest priority, level 2 is the second highest priority, and level 1 is the lowest priority. If all the interrupts are enabled with identical interrupt priority (all as level 2 interrupts, for example), the interrupt priority is assigned from highest to lowest as specified in [Table 31](#) on page 54. Level 3 interrupts are always assigned higher priority than level 2 interrupts and level 2 interrupts are assigned higher priority than level 1 interrupts. Within each interrupt priority level (level 1, level 2, or level 3), priority is assigned as specified in [Table 31](#) on page 54, above. Reset, Watchdog Timer interrupt (if enabled), primary oscillator fail trap, Watchdog oscillator fail trap, and illegal instruction trap always have highest (level 3) priority.

Interrupt Assertion

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is acknowledged by the eZ8 CPU, the corresponding bit in the interrupt request register is cleared. Writing 0 to the corresponding bit in the interrupt request register clears the interrupt request.



Caution: *The coding style listed below that clears the bits in the interrupt request registers is Not recommended. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost.*

Poor coding style that results in lost interrupt requests:

```
LDX r0, IRQ0
```

```
AND r0, MASK
LDX IRQ0, r0
```



Caution: *To avoid missing interrupts, use the following coding style to clear bits in the interrupt request 0 register:*

Good coding style that avoids lost interrupt requests:

```
ANDX IRQ0, MASK
```

Software Interrupt Assertion

Program code generates interrupts directly. Writing 1 to the correct bit in the interrupt request register triggers an interrupt (assuming that interrupt is enabled). When the interrupt request is acknowledged by the eZ8 CPU, the bit in the interrupt request register is automatically cleared to 0.



Caution: *The coding style listed below that generates software interrupts by setting bits in the interrupt request registers is not recommended. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost.*

Poor coding style that results in lost interrupt requests:

```
LDX r0, IRQ0
OR r0, MASK
LDX IRQ0, r0
```



Caution: *To avoid missing interrupts, use the following coding style to set bits in the interrupt request registers:*

Good coding style that avoids lost interrupt requests:

```
ORX IRQ0, MASK
```

Interrupt Control Register Definitions

The interrupt control registers enable individual interrupts, set interrupt priorities and indicate interrupt requests for all the interrupts other than the Watchdog Timer interrupt, the primary oscillator fail trap, and the Watchdog oscillator fail trap interrupts.

Interrupt Request 0 Register

The interrupt request 0 (IRQ0) register stores the interrupt requests for both vectored and polled interrupts. See [Table 32](#) on page 58. When a request is sent to the interrupt controller, the corresponding bit in the IRQ0 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8

CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the interrupt request 0 register to determine if any interrupt requests are pending.

Table 32. Interrupt Request 0 Register (IRQ0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----------|----------|----------|----------|----------|----------|----------|----------|
| FIELD | Reserved | T1I | T0I | Reserved | Reserved | Reserved | Reserved | ADCI |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC0H | | | | | | | |

Reserved—Must be 0.

T1I—Timer 1 interrupt request

0 = No interrupt request is pending for Timer 1.

1 = An interrupt request from timer 1 is awaiting service.

T0I—Timer 0 interrupt request

0 = No interrupt request is pending for Timer 0.

1 = An interrupt request from timer 0 is awaiting service.

ADCI—ADC interrupt request

0 = No interrupt request is pending for the ADC.

1 = An interrupt request from the ADC is awaiting service.

Interrupt Request 1 Register

The interrupt request 1 (IRQ1) register stores interrupt requests for both vectored and polled interrupts. See [Table 33](#). When a request is sent to the interrupt controller, the corresponding bit in the IRQ1 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the interrupt request 1 register to determine if any interrupt requests are pending.

Table 33. Interrupt Request 1 Register (IRQ1)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----------|----------|----------|----------|----------|----------|----------|----------|
| FIELD | PA7I | PA6CI | PA5I | PA4I | PA3I | PA2I | PA1I | PA0I |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC3H | | | | | | | |

PA7I—Port A7

0 = No interrupt request is pending for GPIO Port A.
1 = An interrupt request from GPIO Port A.

PA6CI—Port A6 or comparator interrupt request

0 = No interrupt request is pending for GPIO Port A or comparator.
1 = An interrupt request from GPIO Port A or comparator.

PAxI—Port A Pin x interrupt request

0 = No interrupt request is pending for GPIO Port A pin x .
1 = An interrupt request from GPIO Port A pin x is awaiting service.

where x indicates the specific GPIO port pin number (0–5).

Interrupt Request 2 Register

The interrupt request 2 (IRQ2) register stores interrupt requests for both vectored and polled interrupts. See [Table 34](#). When a request is sent to the interrupt controller, the corresponding bit in the IRQ2 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the interrupt request 2 register to determine if any interrupt requests are pending.

Table 34. Interrupt Request 2 Register (IRQ2)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|-----|------|------|------|------|
| FIELD | Reserved | | | | PC3I | PC2I | PC1I | PC0I |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC6H | | | | | | | |

Reserved—Must be 0.

PCxI—Port C pin x interrupt request

0 = No interrupt request is pending for GPIO Port C pin x .
1 = An interrupt request from GPIO Port C pin x is awaiting service.

where x indicates the specific GPIO Port C pin number (0–3).

IRQ0 Enable High and Low Bit Registers

[Table 35](#) on page 60 describes the priority control for IRQ0. The IRQ0 enable high and low bit registers ([Table 36](#) and [Table 37](#) on page 60) form a priority encoded enabling for

interrupts in the interrupt request 0 register. Priority is generated by setting bits in each register.

Table 35. IRQ0 Enable and Priority Encoding

| IRQ0ENH[x] | IRQ0ENL[x] | Priority | Description |
|------------|------------|----------|-------------|
| 0 | 0 | Disabled | Disabled |
| 0 | 1 | Level 1 | Low |
| 1 | 0 | Level 2 | Nominal |
| 1 | 1 | Level 3 | High |

where x indicates the register bits from 0–7.

Table 36. IRQ0 Enable High Bit Register (IRQ0ENH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-------|-------|----------|----------|----------|----------|--------|
| FIELD | Reserved | T1ENH | T0ENH | Reserved | Reserved | Reserved | Reserved | ADCENH |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC1H | | | | | | | |

Reserved—Must be 0.

T1ENH—Timer 1 interrupt request enable high bit

T0ENH—Timer 0 interrupt request enable high bit

ADCENH—ADC interrupt request enable high bit

Table 37. IRQ0 Enable Low Bit Register (IRQ0ENL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-------|-------|----------|----------|----------|----------|--------|
| FIELD | Reserved | T1ENL | T0ENL | Reserved | Reserved | Reserved | Reserved | ADCENL |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R | R/W | R/W | R/W | R/W | R | R | R/W |
| ADDR | FC2H | | | | | | | |

Reserved—Must be 0.

T1ENL—Timer 1 interrupt request enable low bit

T0ENL—Timer 0 interrupt request enable low bit

ADCENL—ADC interrupt request enable low bit

IRQ1 Enable High and Low Bit Registers

Table 38 describes the priority control for IRQ1. The IRQ1 enable high and low bit registers (Table 39 and Table 40) form a priority encoded enabling for interrupts in the interrupt request 1 register. Priority is generated by setting bits in each register.

Table 38. IRQ1 Enable and Priority Encoding

| IRQ1ENH[x] | IRQ1ENL[x] | Priority | Description |
|------------|------------|----------|-------------|
| 0 | 0 | Disabled | Disabled |
| 0 | 1 | Level 1 | Low |
| 1 | 0 | Level 2 | Nominal |
| 1 | 1 | Level 3 | High |

where x indicates the register bits from 0–7.

Table 39. IRQ1 Enable High Bit Register (IRQ1ENH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|---------|--------|--------|--------|--------|--------|--------|
| FIELD | PA7ENH | PA6CENH | PA5ENH | PA4ENH | PA3ENH | PA2ENH | PA1ENH | PA0ENH |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC4H | | | | | | | |

PA7ENH—Port A Bit[7] interrupt request enable high bit

PA6CENH—Port A Bit[7] or comparator interrupt request enable high bit

PAxENH—Port A Bit[x] interrupt request enable high bit

Refer to the interrupt port select register for selection of either Port A or Port D as the interrupt source.

Table 40. IRQ1 Enable Low Bit Register (IRQ1ENL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|---------|--------|--------|--------|--------|--------|--------|
| FIELD | PA7ENL | PA6CENL | PA5ENL | PA4ENL | PA3ENL | PA2ENL | PA1ENL | PA0ENL |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC5H | | | | | | | |

PA7ENH—Port A Bit[7] interrupt request enable low bit
 PA6CENH—Port A Bit[6] or comparator interrupt request enable low bit
 PAxENL—Port A Bit[x] interrupt request enable low bit

IRQ2 Enable High and Low Bit Registers

Table 41 describes the priority control for IRQ2. The IRQ2 enable high and low bit registers (Table 42 and Table 43 on page 63) form a priority encoded enabling for interrupts in the interrupt request 2 register. Priority is generated by setting bits in each register.

Table 41. IRQ2 Enable and Priority Encoding

| IRQ2ENH[x] | IRQ2ENL[x] | Priority | Description |
|------------|------------|----------|-------------|
| 0 | 0 | Disabled | Disabled |
| 0 | 1 | Level 1 | Low |
| 1 | 0 | Level 2 | Nominal |
| 1 | 1 | Level 3 | High |

where x indicates the register bits from 0–7.

Table 42. IRQ2 Enable High Bit Register (IRQ2ENH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|-----|-------|-------|-------|-------|
| FIELD | Reserved | | | | C3ENH | C2ENH | C1ENH | C0ENH |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC7H | | | | | | | |

Reserved—Must be 0.

C3ENH—Port C3 interrupt request enable high bit
 C2ENH—Port C2 interrupt request enable high bit
 C1ENH—Port C1 interrupt request enable high bit
 C0ENH—Port C0 interrupt request enable high bit

Table 43. IRQ2 Enable Low Bit Register (IRQ2ENL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|-----|-------|-------|-------|-------|
| FIELD | Reserved | | | | C3ENL | C2ENL | C1ENL | C0ENL |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC8H | | | | | | | |

Reserved—Must be 0.

C3ENL—Port C3 interrupt request enable low bit

C2ENL—Port C2 interrupt request enable low bit

C1ENL—Port C1 interrupt request enable low bit

C0ENL—Port C0 interrupt request enable low bit

Interrupt Edge Select Register

The interrupt edge select (IRQES) register determines whether an interrupt is generated for the rising edge or falling edge on the selected GPIO Port A or Port D input pin. See [Table 44](#).

Table 44. Interrupt Edge Select Register (IRQES)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|------|------|
| FIELD | IES7 | IES6 | IES5 | IES4 | IES3 | IES2 | IES1 | IES0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FCDH | | | | | | | |

IES_x—Interrupt edge select *x*

0 = An interrupt request is generated on the falling edge of the PAX input or PD_x.

1 = An interrupt request is generated on the rising edge of the PAX input or PD_x.

where *x* indicates the specific GPIO port pin number (0 through 7).

Shared Interrupt Select Register

The shared interrupt select (IRQSS) register determines the source of the PAD_xS interrupts. See [Table 45](#) on page 64. The shared interrupt select register selects between Port A and alternate sources for the individual interrupts.

Because these shared interrupts are edge-triggered, it is possible to generate an interrupt just by switching from one shared source to another. For this reason, an interrupt must be disabled before switching between sources.

Table 45. Shared Interrupt Select Register (IRQSS)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-------|----------|-----|-----|-----|-----|-----|
| FIELD | Reserved | PA6CS | Reserved | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FCEH | | | | | | | |

PA6CS—PA6/Comparator selection
 0 = PA6 is used for the interrupt caused by PA6CS interrupt request.
 1 = The comparator is used for the interrupt caused by PA6CS interrupt request.
 Reserved—Must be 0.

Interrupt Control Register

The interrupt control (IRQCTL) register contains the master enable bit for all interrupts. See [Table 46](#).

Table 46. Interrupt Control Register (IRQCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|----------|---|---|---|---|---|---|
| FIELD | IRQE | Reserved | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R | R | R | R | R | R | R |
| ADDR | FCFH | | | | | | | |

IRQE—Interrupt request enable
 This bit is set to 1 by executing an EI (enable interrupts) or IRET (interrupt return) instruction, or by a direct register write of 1 to this bit. It is reset to 0 by executing a DI instruction, eZ8 CPU acknowledgement of an interrupt request, reset or by a direct register write of a 0 to this bit.
 0 = Interrupts are disabled.
 1 = Interrupts are enabled.
 Reserved—Must be 0.

Timers

The Z8 Encore! F083A Series products contain up to two 16-bit reloadable timers that are used for timing, event counting, or generation of pulse width modulated (PWM) signals.

The timers features include:

- 16-bit reload counter.
- Programmable prescaler with prescale values ranging from 1 to 128.
- PWM output generation.
- Capture and compare capability.
- External input pin for timer input, clock gating, or capture signal. External input pin signal frequency is limited to a maximum of one-fourth the system clock frequency.
- Timer output pin.
- Timer interrupt.

Architecture

[Figure 10](#) on page 66 displays the architecture of the timers.




Figure 10. Timer Block Diagram

Operation

The timers are 16-bit up-counters. Minimum time-out delay is set by loading the value 0001H into the timer reload high and low byte registers and setting the prescale value to 1. Maximum time-out delay is set by loading the value 0000H into the timer reload high and low byte registers and setting the prescale value to 128. If the Timer reaches FFFFH, the timer resets back to 0000H and continues counting.

Timer Operating Modes

The timers are configured to operate in the following modes:

ONE-SHOT Mode

In ONE-SHOT mode, the timer counts up to the 16-bit reload value stored in the timer reload high and low byte registers. The timer input is the system clock. On reaching the reload value, the timer generates an interrupt and the count value in the timer high and low byte registers is reset to 0001H. The timer is automatically disabled and stops counting.

Also, if the timer output alternate function is enabled, the timer output pin changes state for one system clock cycle (from low to high or from high to low) on timer reload. For the

timer output to make a state change at a ONE-SHOT time-out (rather than a single cycle pulse), first set the TPOL bit in the timer control register to the start value before enabling ONE-SHOT mode. After starting the timer, set TPOL to the opposite bit value.

The steps for configuring a timer for ONE-SHOT mode and for initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for ONE-SHOT mode
 - Set the prescale value
 - Set the initial output level (high or low) if using the timer output alternate function
2. Write to the timer high and low byte registers to set the starting count value.
3. Write to the timer reload high and low byte registers to set the reload value.
4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
5. If using the timer output function, configure the associated GPIO port pin for the timer output alternate function.
6. Write to the timer control register to enable the timer and initiate counting.

In ONE-SHOT mode, the system clock always provides the timer input. The timer period is given by the following equation:

$$\text{One-Shot Mode Time-Out Period (s)} = \frac{(\text{Reload Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

CONTINUOUS Mode

In CONTINUOUS mode, the timer counts up to the 16-bit reload value stored in the timer reload high and low byte registers. The timer input is the system clock. On reaching the reload value, the timer generates an interrupt, the count value in the timer high and low byte registers is reset to 0001H and the counting resumes. Also, if the timer output alternate function is enabled, the timer output pin changes state (from low to high or from high to low) at timer reload.

The steps for configuring a timer for CONTINUOUS mode and for initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for CONTINUOUS mode
 - Set the prescale value

- If using the timer output alternate function, set the initial output level (high or low)
2. Write to the timer high and low byte registers to set the starting count value (usually 0001H). This action only affects the first pass in CONTINUOUS mode. After the first timer reload in CONTINUOUS mode, counting always begins at the reset value of 0001H.
 3. Write to the timer reload high and low byte registers to set the reload value.
 4. Enable the timer interrupt (if appropriate) and set the timer interrupt priority by writing to the relevant interrupt registers.
 5. Configure the associated GPIO port pin (if using the timer output function) for the timer output alternate function.
 6. Write to the timer control register to enable the timer and initiate counting.

In CONTINUOUS mode, the system clock always provides the timer input. The timer period is given by the following equation:

$$\text{Continuous Mode Time-Out Period (s)} = \frac{\text{Reload Value} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

If an initial starting value other than 0001H is loaded into the timer high and low byte registers, use the ONE-SHOT mode equation to determine the first time-out period.

COUNTER Mode

In COUNTER mode, the timer counts input transitions from a GPIO port pin. The timer input is taken from the GPIO port pin: timer input alternate function. The TPOL bit in the timer control register determines whether the count occurs on the rising edge or the falling edge of the timer input signal. In COUNTER mode, the prescaler is disabled.



Caution: *The input frequency of the timer input signal must not exceed one-fourth the system clock frequency.*

On reaching the reload value stored in the timer reload high and low byte registers, the timer generates an interrupt, the count value in the timer high and low byte registers is reset to 0001H and counting resumes. Also, if the timer output alternate function is enabled, the timer output pin changes state (from low to high or from high to low) at timer reload.

The steps for configuring a timer for COUNTER mode and for initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for COUNTER mode

- Select either the rising edge or falling edge of the timer input signal for the count. This selection also sets the initial logic level (high or low) for the timer output alternate function. However, the timer output function is not required to be enabled
2. Write to the timer high and low byte registers to set the starting count value. This only affects the first pass in COUNTER mode. After the first timer reload in COUNTER mode, counting always begins at the reset value 0001H. In COUNTER mode, the timer high and low byte registers must be written with the value 0001H.
 3. Write to the timer reload high and low byte registers to set the reload value.
 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
 5. Configure the associated GPIO port pin for the timer input alternate function.
 6. If using the timer output function, configure the associated GPIO port pin for the timer output alternate function.
 7. Write to the timer control register to enable the timer.

In COUNTER mode, the number of timer input transitions is given by the following equation:

$$\text{Counter Mode Timer Input Transitions} = \text{Current Count Value} - \text{Start Value}$$

COMPARATOR COUNTER Mode

In COMPARATOR COUNTER mode, the timer counts the input transitions from the analog comparator output. The TPOL bit in the timer control register determines whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPARATOR COUNTER mode, the prescaler is disabled.



Caution: *The frequency of the comparator output signal must not exceed one-fourth the system clock frequency.*

After reaching the reload value stored in the timer reload high and low byte registers, the timer generates an interrupt, the count value in the timer high and low byte registers is reset to 0001H and counting resumes. Also, if the timer output alternate function is enabled, the timer output pin changes state (from low to high or from high to low) at timer reload.

The steps for configuring a timer for COMPARATOR COUNTER mode and for initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for COMPARATOR COUNTER mode

- Select either the rising edge or falling edge of the comparator output signal for the count. This also sets the initial logic level (high or low) for the timer output alternate function. However, the timer output function is not required to be enabled
2. Write to the timer high and low byte registers to set the starting count value. This action only affects the first pass in COMPARATOR COUNTER mode. After the first timer reload in COMPARATOR COUNTER mode, counting always begins at the reset value 0001H. Generally, in COMPARATOR COUNTER mode, the timer high and low byte registers must be written with the value 0001H.
 3. Write to the timer reload high and low byte registers to set the reload value.
 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
 5. If using the timer output function, configure the associated GPIO port pin for the timer output alternate function.
 6. Write to the timer control register to enable the timer.

In COMPARATOR COUNTER mode, the number of comparator output transitions is given by the following equation:

$$\text{Comparator Output Transitions} = \text{Current Count Value} - \text{Start Value}$$

PWM SINGLE OUTPUT Mode

In PWM SINGLE OUTPUT mode, the timer outputs a pulse width modulated (PWM) output signal through a GPIO port pin. The timer input is the system clock. The timer first counts up to 16-bit PWM match value stored in the timer PWM high and low byte registers. When the timer count value matches the PWM value, the timer output toggles. The timer continues counting until it reaches the reload value stored in the timer reload high and low byte registers. On reaching the reload value, the timer generates an interrupt, the count value in the timer high and low byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the timer control register is set to 1, the timer output signal begins as a high (1) and transitions to a low (0) when the timer value matches the PWM value. The timer output signal returns to a high (1) after the timer reaches the reload value and is reset to 0001H.

If the TPOL bit in the timer control register is set to 0, the timer output signal begins as a low (0) and transitions to a high (1) when the timer value matches the PWM value. The timer output signal returns to a low (0) after the timer reaches the reload value and is reset to 0001H.

The steps for configuring a timer for PWM SINGLE OUTPUT mode and for initiating the PWM operation are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for PWM mode
 - Set the prescale value
 - Set the initial logic level (high or low) and PWM high/low transition for the timer output alternate function
2. Write to the timer high and low byte registers to set the starting count value (typically 0001H). This only affects the first pass in PWM mode. After the first timer reset in PWM mode, counting always begins at the reset value of 0001H.
3. Write to the PWM high and low byte registers to set the PWM value.
4. Write to the timer reload high and low byte registers to set the reload value (PWM period). The reload value must be greater than the PWM value.
5. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
6. Configure the associated GPIO port pin for the timer output alternate function.
7. Write to the timer control register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

$$\text{PWM Period (s)} = \frac{\text{Reload Value} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

If an initial starting value other than 0001H is loaded into the timer high and low byte registers, use the ONE-SHOT mode equation to determine the first PWM time-out period.

If TPOL bit is set to 0, the ratio of the PWM output high time to the total period is represented by:

$$\text{PWM Output High Time Ratio (\%)} = \frac{\text{Reload Value} - \text{PWM Value}}{\text{Reload Value}} \times 100$$

If TPOL bit is set to 1, the ratio of the PWM output high time to the total period is represented by:

$$\text{PWM Output High Time Ratio (\%)} = \frac{\text{PWM Value}}{\text{Reload Value}} \times 100$$

PWM DUAL OUTPUT Mode

In PWM DUAL OUTPUT mode, the timer outputs a PWM output signal pair (basic PWM signal and its complement) through two GPIO port pins. The timer input is the system clock. The timer first counts up to 16-bit PWM match value stored in the timer PWM high and low byte registers. When the timer count value matches the PWM value, the timer output toggles. The timer continues counting until it reaches the reload value stored in the timer reload high and low byte registers. On reaching the reload value, the timer generates an interrupt, the count value in the timer high and low byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the timer control register is set to 1, the timer output signal begins as a high (1) and transitions to low (0) when the timer value matches the PWM value. The timer output signal returns to high (1) after the timer reaches the reload value and is reset to 0001H.

If the TPOL bit in the timer control register is set to 0, the timer output signal begins as a low (0) and transitions to high (1) when the timer value matches the PWM value. The timer output signal returns to low (0) after the timer reaches the reload value and is reset to 0001H.

The timer also generates a second PWM output signal: the timer output complement. The timer output complement is the complement of the timer output PWM signal. A programmable deadband delay is configured to time delay (0 to 128 system clock cycles) PWM output transitions on these two pins from a low to a high (inactive to active). This ensures a time gap between the deassertion of one PWM output to the assertion of its complement.

The steps for configuring a timer for PWM DUAL OUTPUT mode and for initiating the PWM operation are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for PWM DUAL OUTPUT mode. Setting the mode also involves writing to TMODEHI bit in TxCTL1 register
 - Set the prescale value
 - Set the initial logic level (high or low) and PWM high/low transition for the timer output alternate function
2. Write to the timer high and low byte registers to set the starting count value (typically 0001H). This only affects the first pass in PWM mode. After the first timer reset in PWM mode, counting always begins at the reset value of 0001H.
3. Write to the PWM high and low byte registers to set the PWM value.
4. Write to the PWM control register to set the PWM deadband delay value. The deadband delay must be less than the duration of the positive phase of the PWM signal (as defined by the PWM high and low byte registers). It must also be less than the

duration of the negative phase of the PWM signal (as defined by the difference between the PWM registers and the timer reload registers).

5. Write to the timer reload high and low byte registers to set the reload value (PWM period). The reload value must be greater than the PWM value.
6. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
7. Configure the associated GPIO port pin for the timer output and timer output complement alternate functions. The timer output complement function is shared with the timer input function for both timers. Setting the timer mode to dual PWM, will automatically switch the function from timer-in to timer-out complement.
8. Write to the timer control register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

$$\text{PWM Period (s)} = \frac{\text{Reload Value} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

If an initial starting value other than 0001H is loaded into the timer high and low byte registers, the ONE-SHOT mode equation determines the first PWM time-out period.

If TPOL bit is set to 0, the ratio of the PWM output high time to the total period is represented by:

$$\text{PWM Output High Time Ratio (\%)} = \frac{\text{Reload Value} - \text{PWM Value}}{\text{Reload Value}} \times 100$$

If TPOL bit is set to 1, the ratio of the PWM output high time to the total period is represented by:

$$\text{PWM Output High Time Ratio (\%)} = \frac{\text{PWM Value}}{\text{Reload Value}} \times 100$$

CAPTURE Mode

In CAPTURE mode, the current timer count value is recorded when the appropriate external timer input transition occurs. The capture count value is written to the timer PWM high and low byte registers. The timer input is the system clock. The TPOL bit in the timer control register determines if the capture occurs on a rising edge or a falling edge of the timer input signal.

When the Capture event occurs, an interrupt is generated and the timer continues counting. The INPCAP bit in TxCTL1 register is set to indicate the timer interrupt because of an input Capture event.

The timer continues counting up to the 16-bit reload value stored in the timer reload high and low byte registers. On reaching the reload value, the timer generates an interrupt and continues counting. The INPCAP bit in TxCTL1 register clears, indicating the timer interrupt is not because of an input Capture event.

The steps for configuring a timer for CAPTURE mode and initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for CAPTURE mode
 - Set the prescale value
 - Set the capture edge (rising or falling) for the timer input
2. Write to the timer high and low byte registers to set the starting count value (typically 0001H).
3. Write to the timer reload high and low byte registers to set the reload value.
4. Clear the timer PWM high and low byte registers to 0000H. Clearing these registers allows user software to determine if interrupts were generated either by a Capture event or by a reload. If the PWM high and low byte registers still contain 0000H after the interrupt, the interrupt were generated by a reload.
5. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input capture and Reload events. If appropriate, configure the timer interrupt to be generated only at the input Capture event or the Reload event by setting TICONFIG field of the TxCTL1 register.
6. Configure the associated GPIO port pin for the timer input alternate function.
7. Write to the timer control register to enable the timer and initiate counting.

In CAPTURE mode, the elapsed time between the timer start and the Capture event is calculated using the following equation:

$$\text{Capture Elapsed Time (s)} = \frac{(\text{Capture Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

CAPTURE RESTART Mode

In CAPTURE RESTART mode, the current timer count value is recorded when the acceptable external timer input transition occurs. The capture count value is written to the timer PWM high and low byte registers. The timer input is the system clock. The TPOL bit in the timer control register determines whether the capture occurs on a rising edge or a falling edge of the timer input signal. When the Capture event occurs, an interrupt is generated and the count value in the timer high and low byte registers is reset to 0001H

and counting resumes. The INPCAP bit in TxCTL1 register is set to indicate, the timer interrupt is caused by an input Capture event.

If no Capture event occurs, the timer counts up to 16-bit compare value stored in the timer reload high and low byte registers. On reaching the reload value, the timer generates an interrupt, the count value in the timer high and low byte registers is reset to 0001H and counting resumes. The INPCAP bit in TxCTL1 register is cleared to indicate the timer interrupt is not caused by an input Capture event.

The steps for configuring a timer for CAPTURE RESTART mode and for initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer.
 - Configure the timer for CAPTURE RESTART mode. Setting the mode also involves writing to TMODEHI bit in TxCTL1 register.
 - Set the prescale value.
 - Set the capture edge (rising or falling) for the timer input.
2. Write to the timer high and low byte registers to set the starting count value (typically 0001H).
3. Write to the timer reload high and low byte registers to set the reload value.
4. Clear the timer PWM high and low byte registers to 0000H. This allows user software to determine if interrupts are generated by either a Capture event or a reload. If the PWM high and low byte registers still contain 0000H after the interrupt, the interrupt were generated by a reload.
5. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input Capture and Reload events. You configure the timer interrupt to be generated only at the input Capture event or the Reload event by setting TICONFIG field of the TxCTL1 register.
6. Configure the associated GPIO port pin for the timer input alternate function.
7. Write to the timer control register to enable the timer and initiate counting.

In CAPTURE mode, the elapsed time between the timer start and the Capture event is calculated using the following equation:

$$\text{Capture Elapsed Time (s)} = \frac{(\text{Capture Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

COMPARE Mode

In COMPARE mode, the timer counts up to 16-bit maximum compare value stored in the timer reload high and low byte registers. The timer input is the system clock. On reaching the compare value, the timer generates an interrupt and counting continues (the timer value is not reset to 0001H). Also, if the timer output alternate function is enabled, the timer output pin changes state (from low to high or from high to low) upon compare.

If the timer reaches FFFFH, the timer resets to 0000H and continues counting.

The steps for configuring a timer for COMPARE mode and for initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for COMPARE mode
 - Set the prescale value
 - Set the initial logic level (high or low) for the timer output alternate function
2. Write to the timer high and low byte registers to set the starting count value.
3. Write to the timer reload high and low byte registers to set the compare value.
4. Enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
5. If using the timer output function, configure the associated GPIO port pin for the timer output alternate function.
6. Write to the timer control register to enable the timer and initiate counting.

In COMPARE mode, the system clock always provides the timer input. The compare time is calculated by the following equation:

$$\text{Compare Mode Time (s)} = \frac{(\text{Compare Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

GATED Mode

In GATED mode, the timer counts only when the timer input signal is in its active state (asserted), as determined by the TPOL bit in the timer control register. When the timer input signal is asserted, counting begins. A timer interrupt is generated when the timer input signal is deasserted or a timer reload occurs. To determine whether the timer input signal deassertion generated the interrupt, read the associated GPIO input value and compare to the value stored in the TPOL bit.

The timer counts up to the 16-bit reload value stored in the timer reload high and low byte registers. The timer input is the system clock. On reaching the reload value, the timer generates an interrupt, the count value in the timer high and low byte registers is reset to 0001H and counting resumes (assuming the timer input signal remains asserted). Also, if

the timer output alternate function is enabled, the timer output pin changes state (from low to high or from high to low) at timer reset.

The steps for configuring a timer for GATED mode and for initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for GATED mode
 - Set the prescale value
2. Write to the timer high and low byte registers to set the starting count value. Writing these registers only affects the first pass in GATED mode. After the first timer reset in GATED mode, counting always begins at the reset value of 0001H.
3. Write to the timer reload high and low byte registers to set the reload value.
4. Enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input deassertion and Reload events. You configure the timer interrupt to be generated only at the input Deassertion event or the Reload event by setting TICONFIG bit of the TxCTL1 register.
5. Configure the associated GPIO port pin for the timer input alternate function.
6. Write to the timer control register to enable the timer.
7. Assert the timer input signal to initiate the counting.

CAPTURE/COMPARE Mode

In CAPTURE/COMPARE mode, the timer begins counting on the first external timer input transition. The acceptable transition (rising edge or falling edge) is set by the TPOL bit in the timer control register. The timer input is the system clock.

Every subsequent acceptable transition (after the first) of the timer input signal, captures the current count value. The capture value is written to the timer PWM high and low byte registers. When the Capture event occurs, an interrupt is generated, the count value in the timer high and low byte registers is reset to 0001H and the counting resumes. The INPCAP bit in TxCTL1 register is set to indicate that the timer interrupt is caused by an input Capture event.

If no Capture event occurs, the timer counts up to the 16-bit compare value stored in the timer reload high and low byte registers. On reaching the compare value, the timer generates an interrupt, the count value in the timer high and low byte registers is reset to 0001H and counting resumes. The INPCAP bit in TxCTL1 register is cleared to indicate that the timer interrupt is not caused by an input Capture event.

The steps for configuring a timer for CAPTURE/COMPARE mode and for initiating the count are as follows:

1. Write to the timer control register to:
 - Disable the timer
 - Configure the timer for CAPTURE/COMPARE mode
 - Set the prescale value
 - Set the capture edge (rising or falling) for the timer input
2. Write to the timer high and low byte registers to set the starting count value (typically 0001H).
3. Write to the timer reload high and low byte registers to set the compare value.
4. Enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt are generated for both input Capture and Reload events. You configure the timer interrupt to be generated only at the input Capture event or the Reload event by setting TICONFIG bit of the TxCTL1 register.
5. Configure the associated GPIO port pin for the timer input alternate function.
6. Write to the timer control register to enable the timer.
7. Counting begins on the first appropriate transition of the timer input signal. No interrupt is generated by the first edge.

In CAPTURE/COMPARE mode, the elapsed time from timer start to Capture event is calculated using the following equation:

$$\text{Capture Elapsed Time (s)} = \frac{(\text{Capture Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

Reading the Timer Count Values

The current count value in the timers are read while counting (enabled). This capability has no effect on Timer operation. When the timer is enabled and the timer high byte register is read, the contents of the timer low byte register are placed in a holding register. A subsequent read from the timer low byte register returns the value in the holding register. This operation allows accurate reads of the full 16-bit timer count value when enabled. When the timers are not enabled, a read from the timer low byte register returns the actual value in the counter.

Timer Pin Signal Operation

Timer output is a GPIO port pin alternate function. The timer output is toggled every time the counter is reloaded.

The timer input is used as a selectable counting source. It shares the same pin as the complementary timer output. When selected by the GPIO alternate function registers, this pin functions as a timer input in all modes except for the DUAL PWM OUTPUT mode. For this mode, there is no timer input available.

Timer Control Register Definitions

Timer 0–1 High and Low Byte Registers

The Timer 0–1 high and low byte (TxH and TxL) registers (Table 47 and Table 48) contain the current 16-bit timer count value. When the timer is enabled, a read from TxH causes the value in TxL to be stored in a temporary holding register. A read from TxL always returns this temporary register content when the timer is enabled, however, when the timer is disabled, a read from the TxL reads the TxL register content directly.

Writing to the timer high and low byte registers, while the timer is enabled is not recommended. There are no temporary holding registers available for Write operations, so simultaneous 16-bit writes are not possible. If either the timer high or low byte registers are written during counting, the 8-bit written value is placed in the counter (high or low byte) at the next clock edge. The counter continues counting from the new value.

Table 47. Timer 0–1 High Byte Register (TxH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F00H, F08H | | | | | | | |

Table 48. Timer 0–1 Low Byte Register (TxL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TL | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F01H, F09H | | | | | | | |

TH and TL—Timer high and low bytes
These 2 bytes, {TH[7:0], TL[7:0]}, contain the current 16-bit timer count value.

Timer Reload High and Low Byte Registers

The timer 0–1 reload high and low byte (TxRH and TxRL) registers (Table 49 and Table 50) store a 16-bit reload value, {TRH[7:0], TRL[7:0]}. Values written to the timer reload high byte register are stored in a temporary holding register. When a write to the timer reload low byte register occurs, the temporary holding register value is written to the timer high byte register. This operation allows simultaneous updates of the 16-bit timer reload value.

In COMPARE mode, the timer reload high and low byte registers store the 16-bit compare value.

Table 49. Timer 0–1 Reload High Byte Register (TxRH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRH | | | | | | | |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F02H, F0AH | | | | | | | |

Table 50. Timer 0–1 Reload Low Byte Register (TxRL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRL | | | | | | | |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F03H, F0BH | | | | | | | |

TRH and TRL—Timer reload register high and low

These two bytes form the 16-bit reload value, {TRH[7:0], TRL[7:0]}. This value sets the maximum count value, which initiates a timer reload to 0001H. In COMPARE mode, these two bytes form the 16-bit compare value.

Timer 0-1 PWM High and Low Byte Registers

The timer 0-1 PWM high and low byte (TxPWMH and TxPWML) registers (Table 51 and Table 52 on page 81) controls the PWM operations. These registers also store the capture values for the capture and CAPTURE/COMPARE modes.

Table 51. Timer 0–1 PWM High Byte Register (TxPWMH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PWMH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F04H, F0CH | | | | | | | |

Table 52. Timer 0–1 PWM Low Byte Register (TxPWML)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PWML | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F05H, F0DH | | | | | | | |

PWMH and PWML—Pulse width modulator high and low bytes

These two bytes, {PWMH[7:0], PWML[7:0]}, form a 16-bit value that is compared to the current 16-bit timer count. When a match occurs, the PWM output changes state. The PWM output value is set by the TPOL bit in the timer control register (TxCTL1).

The TxPWMH and TxPWML registers also store the 16-bit captured timer value when operating in capture or CAPTURE/COMPARE modes.

Timer 0–1 Control Registers

Time 0–1 Control Register 0

The timer control register 0 (TxCTL0) and timer control register 1 (TxCTL1) determine the timer operating mode. It also includes a programmable PWM deadband delay, two bits to configure timer interrupt definition, and a status bit to identify, if the most recent timer interrupt is caused by an input Capture event.

Table 53. Timer 0–1 Control Register 0 (TxCTL0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|----------|-----|----------|------|-----|-----|--------|
| FIELD | TMODEHI | TICONFIG | | Reserved | PWMD | | | INPCAP |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F06H, F0EH | | | | | | | |

TMODEHI—Timer mode high bit

This bit along with the TMODE field in TxCTL1 register determines the operating mode of the timer. This is the most significant bit of the timer mode selection value. For more details, see [Timer 0–1 Control Register 1](#) on page 82.

TICONFIG—Timer interrupt configuration

This field configures timer interrupt definition.

- 0x = Timer interrupt occurs on all the defined reload, compare and input events.
- 10 = Timer interrupt occurs only on defined input Capture/Deassertion events.
- 11 = Timer interrupt occurs only on defined Reload/Compare events.

PWMD—PWM delay value

This field is a programmable delay to control the number of system clock cycles delay before the timer output and the timer output complement are forced to their active state.

- 000 = No delay
- 001 = 2 cycles delay
- 010 = 4 cycles delay
- 011 = 8 cycles delay
- 100 = 16 cycles delay
- 101 = 32 cycles delay
- 110 = 64 cycles delay
- 111 = 128 cycles delay

INPCAP—Input Capture event

This bit indicates whether the most recent timer interrupt is caused by a timer input Capture event.

- 0 = Previous timer interrupt is not caused by timer input Capture event
- 1 = Previous timer interrupt is caused by timer input Capture event

Timer 0–1 Control Register 1

The timer 0–1 control (TxCTL1) registers enable/disable the timers, set the prescaler value, and determine the timer operating mode.

Table 54. Timer 0–1 Control Register 1 (TxCTL1)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|------|------|-----|-----|-------|-----|-----|
| FIELD | TEN | TPOL | PRES | | | TMODE | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F07H, F0FH | | | | | | | |

TEN—Timer enable

0 = Timer is disabled.

1 = Timer enabled to count.

TPOL—Timer input/output polarity

Operation of this bit is a function of the current operating mode of the timer.

ONE-SHOT Mode

When the timer is disabled, the timer output signal is set to the value of this bit. When the timer is enabled, the timer output signal is complemented on timer reload.

CONTINUOUS Mode

When the timer is disabled, the timer output signal is set to the value of this bit. When the timer is enabled and reloaded, the timer output signal is complemented.

COUNTER Mode

If the timer is disabled, the timer output signal is set to the value of this bit.

If the timer is enabled the timer output signal is complemented after timer reload.

0 = Count occurs on the rising edge of the timer input signal.

1 = Count occurs on the falling edge of the timer input signal.

PWM SINGLE OUTPUT Mode

0 = Timer output is forced low (0), when the timer is disabled. The timer output is forced high (1), when the timer is enabled and the PWM count matches and the timer output is forced low (0), when the timer is enabled and reloaded.

1 = Timer output is forced high (1), when the timer is disabled. The timer output is forced low(0), when the timer is enabled and the PWM count matches and forced high (1) when the timer is enabled and reloaded.

CAPTURE Mode

0 = Count is captured on the rising edge of the timer input signal.

1 = Count is captured on the falling edge of the timer input signal.

COMPARE Mode

When the timer is disabled, the timer output signal is set to the value of this bit. When the timer is enabled and reloaded, the timer output signal is complemented.

GATED Mode

0 = Timer counts when the timer input signal is high (1) and interrupts are generated on the falling edge of the timer input.

1 = Timer counts when the timer input signal is low (0) and interrupts are generated on the rising edge of the timer input.

CAPTURE/COMPARE Mode

0 = Counting is started on the first rising edge of the timer input signal. The current count is captured on subsequent rising edges of the timer input signal.

1 = Counting is started on the first falling edge of the timer input signal. The current count is captured on subsequent falling edges of the timer input signal.

PWM DUAL OUTPUT Mode

0 = Timer output is forced low (0) and timer output complement is forced high (1), when the timer is disabled. When enabled and the PWM count matches, the timer output is forced high (1) and forced low (0) when enabled and reloaded. When enabled and the PWM count matches, the timer output complement is forced low (0) and forced high (1) when enabled and reloaded.

1 = Timer output is forced high (1) and timer output complement is forced low (0) when the timer is disabled. When enabled and the PWM count matches, the timer output is forced low (0) and forced high (1) when enabled and reloaded. When enabled and the PWM count matches, the timer output complement is forced high (1) and forced low (0) when enabled and reloaded. The PWMD field in the TxCTL0 register determines an optional added delay on the assertion (low to high) transition of both timer output and timer output complement for deadband generation.

CAPTURE RESTART Mode

0 = Count is captured on the rising edge of the timer input signal.

1 = Count is captured on the falling edge of the timer input signal.

COMPARATOR COUNTER Mode

When the timer is disabled, the timer output signal is set to the value of this bit. When the timer is enabled, the timer output signal is complemented on timer reload.



Caution: *When the timer output alternate function TxOUT on a GPIO port pin is enabled, TxOUT will change to whatever state the TPOL bit is in. The timer does not need to be enabled for that to happen. Also, the port data direction sub register is not needed to be set to output on TxOUT. Changing the TPOL bit when the timer is enabled and running does not immediately change the polarity TxOUT.*

PRES—Prescale value.

The timer input clock is divided by 2^{PRES} , where PRES is set from 0 to 7. The prescaler is reset each time the timer is disabled. This reset ensures proper clock division each time the timer is restarted.

- 000 = Divide by 1
- 001 = Divide by 2
- 010 = Divide by 4
- 011 = Divide by 8
- 100 = Divide by 16
- 101 = Divide by 32
- 110 = Divide by 64
- 111 = Divide by 128

TMODE—TIMER mode

This field along with the TMODEHI bit in TxCTL0 register determines the operating mode of the timer. TMODEHI is the most significant bit of the timer mode selection value.

- 0000 = ONE-SHOT mode
- 0001 = CONTINUOUS mode
- 0010 = COUNTER mode
- 0011 = PWM SINGLE OUTPUT mode
- 0100 = CAPTURE mode
- 0101 = COMPARE mode
- 0110 = GATED mode
- 0111 = CAPTURE/COMPARE mode
- 1000 = PWM DUAL OUTPUT mode
- 1001 = CAPTURE RESTART mode
- 1010 = COMPARATOR COUNTER mode



Watchdog Timer

The Watchdog Timer (WDT) protects from corrupted or unreliable software, power faults, and other system-level problems, which may place the Z8 Encore! F083A Series devices into unsuitable operating states. The Watchdog Timer includes the following features:

- On-chip RC oscillator.
- A selectable time-out response: reset or interrupt.
- 24-bit programmable time-out value.

Operation

The WDT is a re-triggerable one-shot timer that resets or interrupts the Z8 Encore! F083A Series devices when the WDT reaches its terminal count. The WDT uses a dedicated on-chip RC oscillator as its clock source. The WDT operates only in two modes: ON and OFF. Once enabled, it always counts and must be refreshed to prevent a time-out. Perform an enable by executing the WDT instruction or by setting the WDT_AO Flash option bit. The WDT_AO bit forces the WDT to operate immediately on reset, even if a WDT instruction has not been executed.

The WDT is a 24-bit reloadable downcounter that uses three 8-bit registers in the eZ8 CPU register space to set the reload value. The nominal WDT time-out period is calculated by the following equation:

$$\text{WDT Time-out Period (ms)} = \frac{\text{WDT Reload Value}}{10}$$

where the WDT reload value is the 24-bit decimal value given by {WDTU[7:0], WDTH[7:0], WDTL[7:0]} and the typical Watchdog Timer RC oscillator frequency is 10 kHz. The Watchdog Timer cannot be refreshed after it reaches 000002H. The WDT reload value must not be set to values below 000004H. [Table 55](#) on page 88 provides information about approximate time-out delays for the minimum and maximum WDT reload values.

Table 55. Watchdog Timer Approximate Time-Out Delays

| WDT Reload Value (Hex) | WDT Reload Value (Decimal) | Approximate Time-Out Delay (with 10 kHz typical WDT oscillator frequency) | |
|---------------------------|-------------------------------|--|------------------------|
| | | Typical | Description |
| 000004 | 4 | 400 μ s | Minimum time-out delay |
| 000400 | 1024 | 102 ms | Default time-out delay |
| FFFFFF | 16,777,215 | 28 minutes | Maximum time-out delay |

Watchdog Timer Refresh

On first enable, the Watchdog Timer is loaded with the value in the WDT reload registers. The Watchdog Timer counts down to 000000H unless a WDT instruction is executed by the eZ8 CPU. Execution of the WDT instruction causes the downcounter to be reloaded with the WDT reload value stored in the WDT reload registers. Counting resumes following the Reload operation.

When the Z8 Encore! F083A Series devices are operating in DEBUG mode (using the On-Chip Debugger), the WDT needs to be continuously refreshed to prevent any WDT Timer time-outs.

Watchdog Timer Time-Out Response

The WDT times out when the counter reaches 000000H. A time-out of the WDT generates either an interrupt or a system reset. The WDT_RES Flash option bit determines the time-out response of the WDT. For more details on programming of WDT_RES Flash option bit, see [Flash Option Bits](#) on page 119.

WDT Interrupt in Normal Operation

If configured to generate an interrupt when a time-out occurs, the Watchdog Timer issues an interrupt request to the interrupt controller and sets the WDT status bit in the reset status register. If interrupts are enabled, the eZ8 CPU responds to the interrupt request by fetching the Watchdog Timer interrupt vector and executing code from the vector address. After time-out and interrupt generation, the Watchdog Timer counter resets to its maximum value of FFFFFFFH and continues counting. The Watchdog Timer counter will not automatically return to its reload value.

The reset status register ([Table 11](#) on page 30) must be read before clearing the WDT interrupt. This read clears the WDT time-out flag and prevents further WDT interrupts occurring immediately.

WDT Interrupt in STOP Mode

If configured to generate an interrupt when a time-out occurs and the Z8 Encore! F083A Series devices are in STOP mode, the Watchdog Timer automatically initiates a Stop Mode Recovery and generates an interrupt request. Both the WDT status bit and the STOP bit in the Watchdog Timer control register are set to 1 following a WDT time-out in STOP mode. For more details on Stop Mode Recovery, see [Reset and Stop Mode Recovery](#) on page 23.

If interrupts are enabled, following completion of the Stop Mode Recovery, the eZ8 CPU responds to the interrupt request by fetching the Watchdog Timer interrupt vector and executes the code from the vector address.

WDT Reset in Normal Operation

If configured to generate a reset when a time-out occurs, the Watchdog Timer forces the device into the system Reset state. The WDT status bit in the Watchdog Timer control register is set to 1. For more details on system reset, see [Reset and Stop Mode Recovery](#) on page 23.

WDT Reset in STOP Mode

If configured to generate a reset when a time-out occurs and the device is in STOP mode, the Watchdog Timer initiates a Stop Mode Recovery. Both the WDT status bit and the STOP bit in the Watchdog Timer control register are set to 1 following WDT time-out in STOP mode. For more details, see [Reset and Stop Mode Recovery](#) on page 23.

Watchdog Timer Reload Unlock Sequence

Writing the unlock sequence to the Watchdog Timer (WDTCTL) control register address, unlocks the three Watchdog Timer reload byte registers (WDTU, WDTH, and WDTL) to allow changes to the time-out period. These Write operations to the WDTCTL register address produce no effect on the bits in the WDTCTL register. The locking mechanism prevents spurious writes to the reload registers. The following sequence is required to unlock the Watchdog Timer reload byte registers (WDTU, WDTH, and WDTL) for write access.

1. Write 55H to the Watchdog Timer control register (WDTCTL).
2. Write AAH to the Watchdog Timer control register (WDTCTL).
3. Write the Watchdog Timer reload upper byte register (WDTU).
4. Write the Watchdog Timer reload high byte register (WDTH).
5. Write the Watchdog Timer reload low byte register (WDTL).

All three Watchdog Timer reload registers must be written in the order listed above. There must be no other register writes between each of these operations. If a register write

occurs, the lock state machine resets and no further writes occurs unless the sequence is restarted. The value in the Watchdog Timer reload registers is loaded into the counter when the Watchdog Timer is first enabled and every time a WDT instruction is executed.

Watchdog Timer Control Register Definitions

Watchdog Timer Control Register

The Watchdog Timer control (WDTCTL) register is a write-only control register. Writing the unlock sequence: 55H, AAH to the WDTCTL register address unlocks the three Watchdog Timer reload byte registers (WDTU, WDTL, and WDTL) to allow changes to the time-out period. These Write operations to the WDTCTL register address have no effect on the bits in the WDTCTL register. The locking mechanism prevents spurious writes to the reload registers.

This register address is shared with the read-only reset status register.

Table 56. Watchdog Timer Control Register (WDTCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|---|---|---|---|---|---|---|
| FIELD | WDTUNLK | | | | | | | |
| RESET | X | X | X | X | X | X | X | X |
| R/W | W | W | W | W | W | W | W | W |
| ADDR | FF0H | | | | | | | |

WDTUNLK—Watchdog Timer unlock

The user software must write the correct unlocking sequence to this register before it is allowed to modify the contents of the Watchdog Timer reload registers.

Watchdog Timer Reload Upper, High, and Low Byte Registers

The Watchdog Timer reload upper, high and low byte (WDTU, WDTL, and WDTL) registers (Table 57 through Table 59 on page 91) form the 24-bit reload value {WDTU[7:0], WDTL[7:0], WDTL[7:0]} that is loaded into the Watchdog Timer, when a WDT instruction is executed. Writing to these registers sets the appropriate reload value. Reading from these registers returns the current Watchdog Timer count value.



Caution: *The 24-bit WDT reload value must not be set to a value less than 000004H.*

Table 57. Watchdog Timer Reload Upper Byte Register (WDTU)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|------|------|------|------|------|------|------|
| FIELD | WDTU | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* |
| ADDR | FF1H | | | | | | | |
| R/W* - Read returns the current WDT count value. Write sets the appropriate reload value. | | | | | | | | |

WDTU—WDT reload upper byte
MSB, Bits[23:16], of the 24-bit WDT reload value.

Table 58. Watchdog Timer Reload High Byte Register (WDTH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|------|------|------|------|------|------|------|
| FIELD | WDTH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| R/W | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* |
| ADDR | FF2H | | | | | | | |
| R/W* - Read returns the current WDT count value. Write sets the appropriate reload value. | | | | | | | | |

WDTH—WDT reload high byte
Middle byte, Bits[15:8], of the 24-bit WDT reload value.

Table 59. Watchdog Timer Reload Low Byte Register (WDTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|------|------|------|------|------|------|------|
| FIELD | WDTL | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* |
| ADDR | FF3H | | | | | | | |
| R/W* - Read returns the current WDT count value. Write sets the appropriate Reload Value. | | | | | | | | |

WDTL—WDT reload low
LSB, Bits[7:0], of the 24-bit WDT reload value.



Analog-to-Digital Converter

The Z8 Encore! includes an eight-channel Successive Approximation Register (SAR) analog-to-digital converter (ADC). The ADC converts an analog input signal to a 10-bit binary number. The features of the SAR ADC include:

- Eight analog input sources multiplexed with general purpose I/O ports.
- Fast conversion time, as low as 2.8 μs (ADC conversion clock should be less than 10 MHz).
- Programmable timing controls.
- Interrupt on conversion complete.
- Internal voltage reference generator.
- Ability to select external reference voltage.
- When configuring ADC using external Vref, PB5 is used as Vref in 28-pin package.

Architecture

The ADC architecture, as displayed in [Figure 11](#) on page 94, consists of an 8-input multiplexer, sample-and-hold amplifier, and 10-bit SAR ADC. The ADC digitizes the signal on a selected channel and stores the digitized data in the ADC data registers. In an environment with high electrical noise, an external RC filter must be added at the input pins to reduce high-frequency noise.

$$T_{\text{conv}} = T_{\text{s/h}} + T_{\text{con}}$$

$$T_{\text{conv}} = T_{\text{s}} + T_{\text{h}} + 13 * \text{SCLK} * \text{ADC Prescaler}$$

where,

SCLK = System clock

Tconv = Total conversion time

Ts = Sample time (SCLK*ADCST)

Tcon = Conversion time (13*SCLK*ADCCP)

Th = Hold time (SCLK*ADCSST)

DIV = ADC Prescale register number

Example (F083A @ 10 MHz)

$$T_{\text{conv}} = 1 \mu\text{s} + 0.5 \mu\text{s} + 13 * \text{SCLK} * \text{DIV}$$

$$T_{\text{conv}} = 1 \mu\text{s} + 0.5 \mu\text{s} + 13 * (1/10 \text{ MHz}) * 1 = 2.8 \mu\text{s}$$




Figure 11. Analog-to-Digital Converter Block Diagram

Operation

The ADC converts the analog input, ANA_X , to a 10-bit digital representation. The equation for calculating the digital value is represented by:

$$\text{ADCOutput} = 1024 \times (ANA_X \div V_{\text{REF}})$$

Assuming zero gain and offset errors, any voltage outside the ADC input limits of AV_{SS} and V_{REF} returns all 0s or 1s, respectively. A new conversion is initiated by a software to the ADC control register's start bit.

Initiating a new conversion, stops any conversion currently in progress and begins a new conversion. To avoid disrupting a conversion already in progress, the START bit is read to determine ADC operation status (busy or available).

ADC Timing

Each ADC measurement consists of three phases:

1. Input sampling (programmable, minimum of 1.0 μ s).
2. Sample-and-hold amplifier settling (programmable, minimum of 0.5 μ s).
3. Conversion is 13 ADCLK cycles.

Figure 12 displays the timing of an ADC conversion.




Figure 12. ADC Timing Diagram




Figure 13. ADC Convert Timing

ADC Interrupt

The ADC generates an interrupt request when a conversion has been completed. An interrupt request that is pending when the ADC is disabled is not cleared automatically.

Reference Buffer

The reference buffer, RBUF, supplies the reference voltage for the ADC. When enabled, the internal voltage reference generator supplies the ADC. When RBUF is disabled, the ADC must have the reference voltage supplied externally through the V_{REF} pin in 28-pin package. RBUF is controlled by the REFEN bit in the ADC control register.

Internal Voltage Reference Generator

The internal voltage reference generator provides the voltage VR_2 , for the RBUF. VR_2 is 2 V.

Calibration and Compensation

You perform calibration and store the values into Flash, or the user code performs a manual offset calibration. There is no provision for manual gain calibration.

ADC Control Register Definitions

The ADC control registers are defined in the following paragraphs.

ADC Control Register 0

The ADC control register 0 initiates the A/D conversion and provides ADC status information. See [Table 60](#).

Table 60. ADC Control Register 0 (ADCCTL0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|----------|-------|-------|----------|------------|-----|-----|
| FIELD | START | Reserved | REFEN | ADCEN | Reserved | ANAIN[2:0] | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W1 | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F70h | | | | | | | |

| Bit Position | Value (H) | Description |
|-----------------|-----------|---|
| [7] START | 0 | <u>ADC Start/Busy</u> Writing to 0 has no effect. Reading a 0 indicates that the ADC is available to begin a conversion. |
| | 1 | Writing to 1 starts a conversion. Reading a 1 indicates that a conversion is currently in progress. |
| [6] | 0 | Reserved—Must Be 0. |
| [5] REFEN | 0 | <u>Reference Enable</u> Internal reference voltage is disabled allowing an external reference voltage to be used by the ADC. |
| | 1 | Internal reference voltage for the ADC is enabled. The internal reference voltage is measured on the VREF pin. |
| [4] ADCEN | 0 | <u>ADC Enable</u> ADC is disabled for Low Power operation. |
| | 1 | ADC is enabled for normal use. |
| [3] Reserved | 0 | Reserved—Must Be 0. |
| [2:0] ANAIN | 000 | <u>Analog Input Select</u> ANA0 input is selected for analog-to-digital conversion. |
| | 001 | ANA1 input is selected for analog-to-digital conversion. |
| | 010 | ANA2 input is selected for analog-to-digital conversion. |
| | 011 | ANA3 input is selected for analog-to-digital conversion. |
| | 100 | ANA4 input is selected for analog-to-digital conversion. |
| | 101 | ANA5 input is selected for analog-to-digital conversion. |
| | 110 | ANA6 input is selected for analog-to-digital conversion. |
| | 111 | ANA7 input is selected for analog-to-digital conversion. |

ADC Data High Byte Register

The ADC data high byte register, listed in [Table 61](#) on page 98, contains the upper eight bits of the ADC output. Access to the ADC data high byte register is read-only. Reading the ADC data high byte register latches data in the ADC low bits register.

Table 61. ADC Data High Byte Register (ADCD_H)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|---|---|---|---|---|---|---|
| FIELD | ADCDH | | | | | | | |
| RESET | X | | | | | | | |
| R/W | R | | | | | | | |
| ADDR | F72H | | | | | | | |

| Bit Position | Value (H) | Description |
|--------------|-----------|---|
| [7:0] | 00h–FFh | ADC high byte The last conversion output is held in the data registers until the next ADC conversion is completed. |

ADC Data Low Bits Register

The ADC data low bits register, listed in [Table 62](#), contain the lower bits of the ADC output as well as an overflow status bit. Access to the ADC data low bits register is read-only. Reading the ADC data high byte register latches lower bits of the ADC in the ADC low bits register.

Table 62. ADC Data Low Bits Register (ADCD_L)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|---|----------|---|---|---|---|---|
| FIELD | ADCDL | | Reserved | | | | | |
| RESET | X | | X | | | | | |
| R/W | R | | R | | | | | |
| ADDR | F73H | | | | | | | |

| Bit Position | Value (H) | Description |
|-------------------|-----------|---|
| [7:6] | 00–11b | ADC low bits These bits are the two least significant bits of the 10-bit ADC output. These bits are undefined after a reset. The low bits are latched into this register whenever the ADC data high byte register is read. |
| [5:0] Reserved | 0 | Reserved—Must Be 0. |

Sample Settling Time Register

The sample settling time register, listed in [Table 63](#), is used to program the delay after the SAMPLE/HOLD signal is asserted before the START signal is asserted, which begins the conversion. The number of clock cycles required for settling will vary from system to system depending on the system clock period used. The system designer must program this register to contain the number of clocks required to meet a 0.5 μ s minimum settling time.

Table 63. Sample Settling Time (ADCSST)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|---|---|-----|---|---|---|
| FIELD | Reserved | | | | SST | | | |
| RESET | 0 | | | | 1 | 1 | 1 | 1 |
| R/W | R | | | | R/W | | | |
| ADDR | F74H | | | | | | | |

| Bit Position | Value (H) | Description |
|--------------|-----------|---|
| [7:4] | 0h | Reserved - Must be 0. |
| [3:0] SST | 0h - Fh | Sample settling time in number of system clock periods to meet 0.5 μ s minimum. |

Sample Time Register

The sample time register, listed in [Table 64](#), is used to program the length of active time for the sample after a conversion has begun by setting the START bit in the ADC control register. The number of system clock cycles required for the sample time varies from system to system, depending on the clock period used. The system designer must program this register to contain the number of system clocks required to meet a 1 μ s minimum sample time.

Table 64. Sample Time (ADCST)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|-----|---|---|---|---|---|
| FIELD | Reserved | | ST | | | | | |
| RESET | 0 | | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | | R/W | | | | | |
| ADDR | F75H | | | | | | | |

| Bit Position | Value (H) | Description |
|--------------|-----------|---|
| [7:6] | 0h | Reserved - Must be 0. |
| [5:0] ST | 0h - Fh | Sample-hold time in number of system clock periods to meet 1 μ s minimum. |

ADC Clock Prescale Register

The ADC clock prescale register, listed in [Table 65](#), is used to provide a divided system clock to the ADC. When this register is programmed with 0h, the system clock is used for the ADC clock. DIV8 has the highest priority, DIV2 has the lowest priority.

Table 65. ADC Clock Prescale Register (ADCCP)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|---|---|---|------|------|------|
| FIELD | Reserved | | | | | DIV8 | DIV4 | DIV2 |
| RESET | 0 | | | | | 0 | 0 | 0 |
| R/W | R/W | | | | | | | |
| ADDR | F76H | | | | | | | |

| Bit Position | Value (H) | Description |
|--------------|-----------|--|
| [0] DIV2 | 0 | <u>DIV2</u> Clock is not divided |
| | 1 | System clock is divided by 2 for ADC clock |
| [1] DIV4 | 0 | <u>DIV4</u> Clock is not divided |
| | 1 | System clock is divided by 4 for ADC clock |
| [2] DIV8 | 0 | <u>DIV8</u> Clock is not divided |
| | 1 | System clock is divided by 8 for ADC clock |
| [7:3] | 0h | Reserved - must be 0. |



Comparator

The Z8 Encore! F083A Series devices feature a general purpose comparator that compares two analog input signals. A GPIO (C_{INP}) pin provides the positive comparator input. The negative input (C_{INN}) is taken from either an external GPIO pin or from an internal reference. The output is available as an interrupt source or is routed to an external pin using the GPIO multiplex. The comparator includes the following features:

- Positive input is connected to a GPIO pin.
- Negative input is connected to either a GPIO pin or an programmable internal reference.
- Output is either an interrupt source or an output to an external pin.

Operation

One of the comparator inputs is connected to an internal reference, which is a user selectable reference and is user programmable with 200 mV resolution.

The comparator may be powered down to save supply current. For more details, see [Power Control Register 0](#) on page 34.



Caution: *As a result of the propagation delay of the comparator, it is not recommended to enable the comparator without first disabling interrupts and waiting for the comparator output to settle. This delay prevents spurious interrupts after comparator enabling. The following example describes how to safely enable the comparator:*

```
di
ld cmp0
nop
nop      ; wait for output to settle
clr irq0 ; clear any spurious interrupts pending
ei
```

Comparator Control Register Definitions

Comparator Control Register

The comparator control register (CMPCTL) configures the comparator inputs and sets the value of the internal voltage reference.

Table 66. Comparator Control Register (CMP0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|--------|--------|-----|-----|-----|----------|-----|
| FIELD | Reserved | INNSEL | REFLVL | | | | Reserved | |
| RESET | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F90H | | | | | | | |

Reserved

GPIO pin always used as positive comparator input

INNSEL—Signal select for negative input

0 = internal reference disabled, GPIO pin used as negative comparator input

1 = internal reference enabled as negative comparator input

REFLVL—Internal reference voltage level (note that this reference is independent of the ADC voltage reference)

- 0000 = 0.0 V
- 0001 = 0.2 V
- 0010 = 0.4 V
- 0011 = 0.6 V
- 0100 = 0.8 V
- 0101 = 1.0 V (Default)
- 0110 = 1.2 V
- 0111 = 1.4 V
- 1000 = 1.6 V
- 1001 = 1.8 V
- 1010–1111 = Reserved

Flash Memory

The products in the Z8 Encore! F083A Series features either 4 KB (4096 bytes with NVDS) or 8 KB (8192 bytes with NVDS) of non volatile Flash memory with read/write/erase capability. The Flash memory is programmed and erased in-circuit by either user code or through the On-Chip Debugger.

The Flash memory array is arranged in pages with 512-bytes per page. The 512-byte page is the minimum Flash block size that is erased. Each page is divided into eight rows of 64 bytes.

For program/data protection, the Flash memory is also divided into sectors. In the Z8 Encore! F083A Series, each sector maps to one page (for 4 KB device), two pages (8 KB device).

The first two bytes of the Flash program memory are used as Flash option bits. For more details, see [Flash Option Bits](#) on page 119.

[Table 67](#) describes the Flash memory configuration for each device in the Z8 Encore! F083A Series. [Figure 14](#) on page 106 and [Figure 15](#) on page 107 displays the Flash memory arrangement.

Table 67. Z8 Encore! F083A Series Flash Memory Configurations

| Part Number | Flash Size KB (Bytes) | Flash Pages | Program Memory Addresses | Flash Sector Size (bytes) |
|-------------|--------------------------|----------------|-----------------------------|------------------------------|
| Z8F083A | 8 (8196) | 16 | 0000H–1FFFH | 1024 |
| Z8F043A | 4 (4096) | 8 | 0000H–0FFFH | 512 |




Figure 14. 4K Flash with NVDS




Figure 15. 8K Flash with NVDS

Data Memory Address Space

The Flash information area, including the Zilog Flash option bits, are located in the data memory address space. The Z8 Encore! is configured by the Zilog Flash option bits to prevent you from writing to the eZ8 CPU data memory address space.

Flash Information Area

The Flash information area is physically separate from program memory and is mapped to the address range FE00H to FE7FH. Not all these addresses are user accessible. Factory trim values for the VBO, internal precision oscillator and factory calibration data for the ADC are stored here.

Table 68 describes the Flash information area. This 128-byte information area is accessed by setting the bit 7 of the Flash page select register to 1. When access is enabled, the Flash information area is mapped into the program memory and overlays the 128-bytes at the addresses FE00H to FE7FH. When the information area access is enabled, all reads from these program memory addresses return the information area data rather than the program memory data. Access to the Flash information area is read-only.

The trim bits are handled differently than the other Zilog Flash option bits. The trim bits are the hybrid of the user option bits and the standard Zilog option bits. These trim bits must be user accessible for reading at all times using external registers, regardless of the state of bit 7 in the Flash page select register. Writes to the trim space change the value of the option bit holding register, but does not affect the Flash bits, which remain as read-only.

Table 68. Z8F083 Flash Memory Area Map

| Program Memory Address (Hex) | Function |
|------------------------------|--|
| FE00–FE3F | Zilog option bits |
| FE40–FE53 | Part number 20-character ASCII alphanumeric code Left justified and filled with FH |
| FE54–FE5F | Reserved |
| FE60–FE7F | Zilog calibration data |

Operation

The Flash controller, programs and erases Flash memory. The Flash controller provides the proper Flash controls and timing for byte programming, page erase, and mass erase of Flash memory.

The Flash controller contains several protection mechanisms to prevent accidental programming or erasure. These mechanism operate on the page, sector and full-memory levels.

The flow chart in **Figure 16** on page 109 displays basic Flash controller operation. The following subsections provide details about the various operations (Lock, Unlock, Byte Programming, Page Protect, Page Unprotect, Page Select Page Erase, and Mass Erase) displayed in **Figure 16** on page 109.




Figure 16. Flash Controller Operation Flow Chart

Flash Operation Timing Using the Flash Frequency Registers

Before performing either a Program or Erase operation on Flash memory, you must first configure the Flash frequency high and low byte registers. The Flash frequency registers allow programming and erasing of the Flash with system clock frequencies ranging from 10 kHz to 20 MHz.

The Flash frequency high and low byte registers combine to form a 16-bit value, `FFREQ`, to control the timing for Flash Program and Erase operations. The 16-bit binary Flash frequency value must contain the system clock frequency (in kHz). This value is calculated using the following equation:

$$\text{FFREQ}[15:0] = \frac{\text{System Clock Frequency (Hz)}}{1000}$$



Caution: *Flash programming and erasure are not supported for system clock frequencies below 10 kHz or above 20 MHz. The Flash frequency high and low byte registers must be loaded with the correct value to ensure operation of the Z8 Encore! F083A Series devices.*

Flash Code Protection Against External Access

The user code contained within the Flash memory is protected against external access by using the On-Chip Debugger. Programming the `FRP` Flash option bit prevents reading of the user code using the On-Chip Debugger. For more details, see [Flash Option Bits](#) on page 119 and [On-Chip Debugger](#) on page 133.

Flash Code Protection Against Accidental Program and Erasure

Flash Code Protection Against Erasure

The Z8 Encore! F083A Series provides several levels of protection against accidental program and erasure of the Flash memory contents. This protection is provided by a combination of the Flash option bits, the register locking mechanism, the page select redundancy and the sector level protection control of the Flash controller.

Flash Code Protection using the Flash Option Bits

The `FHSWP` and `FWP` Flash option bits combine to provide three levels of Flash program memory protection as listed in [Table 69](#) on page 111. For more details, see [Flash Option Bits](#) on page 119.

Table 69. Flash Code Protection using the Flash Option Bits

| FHSWP | FWP | Flash Code Protection Description |
|--------|-----|---|
| 0 | 0 | Programming and erasing disabled for all Flash program memory. In user code programming, page erase, and mass erase are all disabled. Mass erase is available through the On-Chip Debugger. |
| 0 or 1 | 1 | Programming, page erase, and mass erase are enabled for all the Flash program memory. |

At reset, the Flash controller is locked to prevent accidental program or erasure of the Flash memory. To program or erase the Flash memory, first write the target page to the page select register. Unlock the Flash controller by making two consecutive writes to the Flash control register with the values 73H and 8CH, sequentially. The page select register must be rewritten with the same page previously stored there. If the two page select writes do not match, the controller reverts to a Locked state. If the two writes match, the selected page becomes active. For details, see [Figure 16](#).

After unlocking a specific page, you enable either page program or erase. Writing the value 95H causes a page erase only if the active page resides in a sector that is not protected. Any other value written to the Flash control register locks the Flash controller. Mass erase is not allowed in the user code, but is allowed through the debug port.

After unlocking a specific page, you also write to any byte on that page. After a byte is written, the page remains unlocked, allowing for subsequent writes to other bytes on the same page. Further writes to the Flash control register causes the active page to revert to a Locked state.

Sector Based Flash Protection

The final protection mechanism is implemented on a per-sector basis. The Flash memories of Z8 Encore! devices are divided into maximum number of eight sectors. A sector is one-eighth of the total size of the Flash memory, unless this value is smaller than the page size, in which case the sector and page sizes are equal. On the Z8 Encore! F083A Series devices, the sector size is varied according to the [Table 68](#) on page 108.

The sector protect register controls the protection state of each Flash sector. This register is shared with the page select register. It is accessed by locking the Flash controller and writing the command byte 5EH. The next write to the page select register targets the sector protect register.

The sector protect register is initialized to 0 on reset, putting each sector into an unprotected state. When a bit in the sector protect register is written to 1, the corresponding sector is no longer be written or erased. After setting a bit in the sector protect register, the bit cannot be cleared by you.

Byte Programming

The Flash memory is enabled for byte programming after unlocking the Flash controller and successfully enabling either mass erase or page erase. When the Flash controller is unlocked and mass erase is successfully enabled, all the program memory locations are available for byte programming. In contrast, when the Flash controller is unlocked and page erase is successfully enabled, only the locations of the selected page are available for byte programming. An erased Flash byte contains all 1's (FFH). The programming operation is used only to change bits from 1 to 0. To change a Flash bit (or multiple bits) from 0 to 1 requires execution of either the page erase or mass erase commands.

Byte programming is accomplished using the On-Chip Debugger's write memory command or eZ8 CPU execution of the LDC or LDCI instructions. For the description of the LDC and LDCI instructions, refer to *eZ8 CPU User Manual* (available for download at www.zilog.com). While the Flash controller programs the Flash memory, the eZ8 CPU idles, but the system clock and on-chip peripherals continue to operate. To exit programming mode and lock the Flash, write any value to the Flash control register, except the mass erase or page erase commands.



Caution: *The byte at each address of the Flash memory cannot be programmed (any bits written to 0) more than twice before an erase cycle occurs.*

Page Erase

The Flash memory is erased one page (512 bytes) at a time. Page erasing the Flash memory sets all bytes in that page to the value FFH. The Flash page select register identifies the page to be erased. Only a page residing in an unprotected sector is erased. With the Flash controller unlocked and the active page set, writing the value 95h to the Flash control register initiates the Page Erase operation. While the Flash controller executes the Page Erase operation, the eZ8 CPU idles, but the system clock and on-chip peripherals continue to operate. The eZ8 CPU resumes operation after the Page Erase operation completes. If the Page Erase operation is performed using the On-Chip Debugger, poll the Flash status register to determine when the Page Erase operation is complete. When the page erase is complete, the Flash controller returns to its Locked state.

Mass Erase

The Flash memory is also mass erased using the Flash controller, but only by using the On-Chip Debugger. Mass erasing the Flash memory sets all bytes to the value FFH. With the Flash controller unlocked and the mass erase successfully enabled, writing the value 63H to the Flash control register initiates the Mass Erase operation. While the Flash controller executes the Mass Erase operation, the eZ8 CPU idles, but the system clock and on-chip peripherals continue to operate. Using the On-Chip Debugger, poll the Flash

status register to determine when the Mass Erase operation is complete. When the mass erase is complete, the Flash controller returns to its Locked state.

Flash Controller Bypass

The Flash controller is bypassed and the control signals for the Flash memory are brought out to the GPIO pins. Bypassing the Flash controller allows faster row programming algorithms by controlling the Flash programming signals directly.

Row programming is recommended for gang programming applications and large volume customers who do not require in-circuit initial programming of the Flash memory. Mass Erase and Page Erase operations are also supported, when the Flash controller is bypassed.

For more information about bypassing the Flash controller, refer to *Third-Party Flash Programming Support for Z8 Encore![®]*. This document is available for download at www.zilog.com.

Flash Controller Behavior in Debug Mode

The following behavioral changes are observed in the Flash controller when the Flash controller is accessed using the On-Chip Debugger:

- The Flash write protect option bit is ignored.
- The Flash sector protect register is ignored for programming and Erase operations.
- Programming operations are not limited to the page selected in the page select register.
- Bits in the Flash sector protect register are written to one or zero.
- The second write of the page select register to unlock the flash controller is not necessary.
- The page select register is written when the Flash controller is unlocked.
- The mass erase command is enabled through the Flash control register



Caution: *For security reasons, Flash controller allows only a single page to be opened for write/erase. When writing multiple Flash pages, the Flash controller must go through the unlock sequence again to select another page.*

NVDS Operational Requirements

The device uses a 12 KB Flash memory, despite the maximum specified Flash of 8 KB size (except 12 KB mode with non-NVDS). User code accesses the lower 8 KB of flash, leaving the upper 4 K for Zilog memory. The NVDS is implemented by using Zilog memory for special purpose routines and for the data required by the routines. These

routines are factory programmed and cannot be altered by you. The NVDS operation is described in detail. See [Non Volatile Data Storage](#) on page 129.

The NVDS routines are triggered by a user code: CALL into Zilog memory. Code executing from Zilog memory must be able to read and write other locations within Zilog memory. User code must not be able to read or write Zilog memory.

Flash Control Register Definitions

Flash Control Register

The Flash controller must be unlocked using the Flash control register before programming or erasing the Flash memory. Writing the sequence 73H 8CH, sequentially, to the Flash control register unlocks the Flash controller. When the Flash controller is unlocked, the Flash memory is enabled for mass erase or page erase by writing the appropriate enable command to the FCTL. Page erase applies only to the active page selected in Flash page select register. Mass erase is enabled only through the On-Chip Debugger. Writing an invalid value or an invalid sequence returns the Flash controller to its Locked state. The write-only Flash control register shares its Register File address with the read-only flash status register.

Table 70. Flash Control Register (FCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|---|---|---|---|---|---|---|
| FIELD | FCMD | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | W | W | W | W | W | W | W | W |
| ADDR | FF8H | | | | | | | |

FCMD—Flash command

73H = First unlock command

8CH = Second unlock command

95H = Page erase command (must be third command in sequence to initiate page erase)

63H = Mass erase command (must be third command in sequence to initiate mass erase)

5EH = Enable Flash sector protect register access

Flash Status Register

The Flash status register indicates the current state of the Flash controller. This register is read at any time. The read-only Flash status register shares its Register File address with the write-only Flash control register.

Table 71. Flash Status Register (FSTAT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|-------|---|---|---|---|---|
| FIELD | Reserved | | FSTAT | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R | R | R | R | R | R | R | R |
| ADDR | FF8H | | | | | | | |

Reserved—Must be 0.

FSTAT—Flash controller status

000000 = Flash controller locked

000001 = First unlock command received (73H written)

000010 = Second unlock command received (8CH written)

000011 = Flash controller unlocked

000100 = Sector protect register selected

001xxx = Program operation in progress

010xxx = Page Erase operation in progress

100xxx = Mass Erase operation in progress

Flash Page Select Register

The Flash page select register shares address space with the Flash sector protect register. Unless the Flash controller is locked and written with 5EH, any writes to this address will target the Flash page select register.

The register selects one of the eight available Flash memory pages to be programmed or erased. Each Flash page contains 512-bytes of Flash memory. During a Page Erase operation, all Flash memory having addresses with the most significant 7-bits given by FPS[6:0] are chosen for Program/Erase operation.

Table 72. Flash Page Select Register (FPS)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|------|-----|-----|-----|-----|-----|-----|
| FIELD | INFO_EN | PAGE | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FF9H | | | | | | | |

INFO_EN—Information area enable

0 = Information area is not selected

1 = Information area is selected. The information area is mapped into the program memory address space at addresses FE00H through FFFFH.

PAGE—Page select

This 7-bit field identifies the Flash memory page for page erase and page unlocking.

Program memory address[15:9] = PAGE[6:0]. For the Z8F04xx devices, the upper four bits must always be 0.

Flash Sector Protect Register

The Flash sector protect register is shared with the Flash page select register. When the Flash control register is locked and written with 5EH, the next write to this address targets the Flash sector protect register. In all other cases, it targets the Flash page select register.

This register selects one of the eight available Flash memory sectors to be protected. The Reset state of each sector protect bit is zero (unprotected) state. After a sector is protected by setting its corresponding register bit, the register bit cannot be cleared by you.

Table 73. Flash Sector Protect Register (FPROT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FIELD | SPROT7 | SPROT6 | SPROT5 | SPROT4 | SPROT3 | SPROT2 | SPROT1 | SPROT0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FF9H | | | | | | | |

SPROT7-SPROT0—Sector protection

Each bit corresponds to a 512-byte Flash sector. For the Z8F04xx devices, all bits are used.

Flash Frequency High and Low Byte Registers

The Flash frequency high and low byte registers combine to form a 16-bit value, FFREQ, to control timing for Flash Program and Erase operations. The 16-bit binary Flash frequency value must contain the system clock frequency (in kHz) and is calculated using the following equation.

$$\text{FFREQ}[15:0] = \{ \text{FFREQH}[7:0], \text{FFREQL}[7:0] \} = \frac{\text{System Clock Frequency}}{1000}$$


 **Caution:** *Flash programming and erasure is not supported for system clock frequencies below 10 kHz or above 20 MHz. The Flash frequency high and low byte registers must be loaded with the correct value to ensure proper operation of the device.*

Table 74. Flash Frequency High Byte Register (FFREQH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | FFREQH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FFAH | | | | | | | |

FFREQH—Flash frequency high byte
High byte of the 16-bit Flash frequency value.

Table 75. Flash Frequency Low Byte Register (FFREQL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|---|---|---|---|---|---|---|
| FIELD | FFREQL | | | | | | | |
| RESET | 0 | | | | | | | |
| R/W | R/W | | | | | | | |
| ADDR | FFBH | | | | | | | |

FFREQL—Flash frequency low byte
Low byte of the 16-bit Flash frequency value.



Flash Option Bits

Programmable Flash option bits allow user configuration of certain aspects of Z8 Encore! F083A Series operation. The feature configuration data is stored in the Flash program memory and read during reset. The features available for control through the Flash option bits are:

- Watchdog Timer time-out response selection—interrupt or system reset.
- Watchdog Timer enabled at reset.
- The ability to prevent unwanted read access to user code in program memory.
- The ability to prevent accidental programming and erasure of all or a portion of the user code in program memory.
- VBO configuration always enabled or disabled during STOP mode to reduce STOP mode power consumption.
- OSCILLATOR mode selection for high, medium, and low power crystal oscillators, or external RC oscillator.
- Factory trimming information for the internal precision oscillator and VBO voltage.

Operation

Option Bit Configuration by Reset

Each time the Flash option bits are programmed or erased, the device must be reset for the change to be effective. During any Reset operation (system reset, or Stop Mode Recovery), the Flash option bits are automatically read from the Flash program memory and written to option configuration registers. The option configuration registers, control the operation of the devices within the Z8 Encore! F083A Series. Option bit control is established before the device exits reset and the eZ8 CPU begins code execution. The option configuration registers are not part of the Register File and are not accessible for read or write access.

Option Bit Types

User Option Bits

The user option bits are contained in the first two bytes of program memory. Your access to these bits is provided because these locations contain application specific device configurations. The information contained here is lost when page 0 of the program memory is erased.

Trim Option Bits

The trim option bits are contained in the information page of the Flash memory. These bits are factory programmed values required to optimize the operation of onboard analog circuitry and cannot be permanently altered by you. Program memory may be erased without endangering these values. It is possible to alter working values of these bits by accessing the trim bit address and data registers, but these working values are lost after a power loss.

There are 32-bytes of trim data. To modify one of these values, the user code must first write a value between 00H and 1FH into the trim bit address register. The next write to the trim bit data register changes the working value of the target trim data byte.

Reading the trim data requires the user code to write a value between 00H and 1FH into the trim bit address register. The next read from the trim bit data register returns the working value of the target trim data byte.

► **Note:** *The trim address ranges from information address 20-3F only. The remainder of the information page is not accessible through the trim bit address and data registers.*

During reset, the first 43 system clock cycles perform 43 Flash accesses. The six bits of the counter provide the lower six bits of the Flash memory address. All other address bits are set to 0. The option bit registers use the 6-bit address from the counter as an address and latch the data from the Flash on the positive edge of the IPO clock, allowing for a maximum of 344-bits (43 bytes) of option information to be read from the Flash.

Because option information is stored in both the first two bytes of program memory and in the information area of the Flash, the data must be placed in specific locations to be read correctly. In this case, the first two bytes at address 0 and 1 in the program memory are read out, and the rest of the bytes are read-out of the information part of the Flash.

Flash Option Bit Control Register Definitions

Trim Bit Address Register

This register contains the target address to access the trim option bits. Trim bit address (00h-1Fh) maps to the information area address (20h to 3Fh) as listed in [Table 78](#).

Table 76. Trim Bit Address Register (TRMADR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRMADR - Trim Bit Address (00H to 1FH) | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FF6H | | | | | | | |

Trim Bit Data Register

This register contains the read or write data to access the trim option bits.

Table 77. Trim Bit Data Register (TRMDR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----------------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRMDR - Trim Bit Data | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FF7H | | | | | | | |

Table 78. Trim Bit Address Map

| Trim Bit Address | Information Area Address |
|------------------|--------------------------|
| 00h | 20h |
| 01h | 21h |
| 02h | 22h |
| 03h | 23h |
| : | : |
| 1Fh | 3Fh |

Flash Option Bit Address Space

The first two bytes of Flash program memory at addresses 0000H and 0001H are reserved for the user programmable Flash option bits.

Flash Program Memory Address 0000H

Table 79. Flash Option Bits at Program Memory Address 0000H

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|----------------------|--------|--------------|-----|--------|-----|----------|-----|
| FIELD | WDT_RES | WDT_AO | OSC_SEL[1:0] | | VBO_AO | FRP | Reserved | FWP |
| RESET | U | U | U | U | U | U | U | U |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | Program Memory 0000H | | | | | | | |
| Note: U = Unchanged by Reset. R/W = Read/Write. | | | | | | | | |

WDT_RES—Watchdog Timer reset

0 = Watchdog Timer time-out generates an interrupt request. Interrupts must be globally enabled for the eZ8 CPU to acknowledge the interrupt request.

1 = Watchdog Timer time-out causes a system reset. This is the default setting for unprogrammed (erased) Flash.

WDT_AO—Watchdog Timer always On

0 = On application of system power, Watchdog Timer is automatically enabled. Watchdog Timer cannot be disabled.

1 = Watchdog Timer is enabled on execution of the WDT instruction. Once enabled, the Watchdog Timer is disabled only by a reset. This is the default setting for unprogrammed (erased) Flash.

OSC_SEL[1:0]—OSCILLATOR mode selection

00 = On-chip oscillator configured for use with external RC networks (<4 MHz).

01 = Minimum power for use with very low frequency crystals (32 kHz to 1.0 MHz).

10 = Medium power for use with medium frequency crystals or ceramic resonators (0.5 MHz to 5.0 MHz).

11 = Maximum power for use with high frequency crystals (5.0 MHz to 20.0 MHz).

This is the default setting for unprogrammed (erased) Flash.

VBO_AO—Voltage Brownout protection always On

0 = VBO protection is disabled in STOP mode to reduce total power consumption.

1 = VBO protection is always enabled, even during STOP mode. This is the default setting for unprogrammed (erased) Flash.

FRP—Flash read protect

0 = User program code is inaccessible. Limited control features are available through the On-Chip Debugger.

1 = User program code is accessible. All On-Chip Debugger commands are enabled. This is the default setting for unprogrammed (erased) Flash.

Reserved—Must be 1

FWP—Flash write protect

This option bit provides Flash program memory protection.

0 = Programming and erasure disabled for all Flash program memory. Programming, page erase, and mass erase through user code is disabled. Mass erase is available using the On-Chip Debugger.

1 = Programming, page erase, and mass erase are enabled for all Flash program memory.

Flash Program Memory Address 0001H

Table 80. Flash Options Bits at Program Memory Address 0001H

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|----------------------|----------|-----|--------|----------|-----|-----|-----|
| FIELD | VBO_RES | Reserved | | XTLDIS | Reserved | | | |
| RESET | U | U | U | U | U | U | U | U |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | Program Memory 0001H | | | | | | | |
| Note: U = Unchanged by Reset. R/W = Read/Write. | | | | | | | | |

VBO_RES -Voltage Brownout reset

1 = VBO detection causes a system reset. This is the default setting for unprogrammed (erased) Flash.

Reserved—Must be 1

XTLDIS—State of crystal oscillator at reset

► **Note:** *This bit enables only the crystal oscillator. The selection of crystal oscillator as the system clock must be done manually.*

0 = Crystal oscillator is enabled during reset, resulting in longer reset timing.

1 = Crystal oscillator is disabled during reset, resulting in shorter reset timing.

Trim Bit Address Space

Table 81. Trim Bit Address Space

| Address | Function |
|---------|-------------------------------|
| 00h | ADC reference voltage |
| 01h | ADC and comparator |
| 02h | Internal precision oscillator |
| 03h | Oscillator and VBO |
| 06h | ClkFiltr |

Trim Bit Address 0000H

Table 82. Trim Option Bits at 0000H (ADCREF)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------------------|---|---|---|---|----------|---|---|
| FIELD | ADCREF_TRIM | | | | | Reserved | | |
| RESET | U | | | | | U | | |
| R/W | R/W | | | | | R/W | | |
| ADDR | Information Page Memory 0020H | | | | | | | |

Note: U = Unchanged by Reset. R/W = Read/Write.

ADCREF_TRIM—ADC reference voltage trim byte
Contains trimming bits for ADC reference voltage

► **Note:** *The bit values used in Table 82 are set at factory and no calibration required.*

Trim Bit Address 0001H

Table 83. Trim Option Bits at 0001H (TADC_COMP)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | Reserved | | | | | | | |
| RESET | U | U | U | U | U | U | U | U |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | Information Page Memory 0021H | | | | | | | |

Note: U = Unchanged by Reset. R/W = Read/Write.

Reserved—Altering this register may result in incorrect device operation.

► **Note:** *The bit values used in Table 83 are set at factory and no calibration is required.*

Trim Bit Address 0002H

Table 84. Trim Option Bits at 0002H (TIPO)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|-------------------------------|---|---|---|---|---|---|---|
| FIELD | IPO_TRIM | | | | | | | |
| RESET | U | | | | | | | |
| R/W | R/W | | | | | | | |
| ADDR | Information Page Memory 0022H | | | | | | | |
| Note: U = Unchanged by Reset. R/W = Read/Write. | | | | | | | | |

IPO_TRIM—Internal precision oscillator trim byte
Contains trimming bits for internal precision oscillator

► **Note:** *The bit values used in Table 84 are set at factory and no calibration is required.*

Trim Bit Address 0003H

Table 85. Trim Option Bits at 0003H (TVBO)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|-------------------------------|---|---|----------|---|----------|---|---|
| FIELD | Reserved | | | Reserved | | VBO_TRIM | | |
| RESET | U | | | U | | U | | |
| R/W | R/W | | | R/W | | R/W | | |
| ADDR | Information Page Memory 0023H | | | | | | | |
| Note: U = Unchanged by Reset. R/W = Read/Write. | | | | | | | | |

VBO_TRIM—VBO trim values
Contains factory trimmed values for oscillator and VBO

Reserved—Must be 1

VBO Trim Definition

| VBO_TRIM | Trigger Voltage Level |
|----------|-----------------------|
| 000 | 1.7 |
| 001 | 1.6 |
| 101 | 2.2 |
| 110 | 2.0 |
| 100 | 2.4 |
| 111 | 1.8 |

The on-chip Flash only guarantee Write operation with voltage supply over 2.7 V, Write operation below 2.7 V will get unpredictable results.

► **Note:** *The bit values used in Table 85 are set at factory and no calibration is required.*

Trim Bit Address 0006H

Table 86. Trim Option Bits at 0006H (TCLKFLT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------------------|----------|---------|---------|---------|----------|------------|------------|
| FIELD | DivBy4 | Reserved | DlyCtl1 | DlyCtl2 | DlyCtl3 | Reserved | FilterSel1 | FilterSel0 |
| RESET | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | Information Page Memory 0026H | | | | | | | |

Note: U = Unchanged by Reset. R/W = Read/Write.

DivBy4—Output frequency selection
 0 = Output frequency is input frequency
 1 = Output frequency is 1/4 of the input frequency

Reserved—Must be 1

{DlyCtl3, DlyCtl2, DlyCtl1}—3 bit selection for the pulse width that is filtered. For the relation at 3.3V operation voltage, see Table 87 on page 127.

Reserved—Must be 1

{FilterSel1, FilterSel0}—2 bit selection for the clock filter mode

00 = No filter

01 = Filter low level noise on high level signal

10 = Filter high level noise on low level signal

11 = Filter both

► **Note:** *The bit values used in [Table 86](#) are set at factory and no calibration is required.*

Table 87. ClkFlt Delay Control Definition

| DlyCtl3, DlyCtl2, DlyCtl1 | Low noise pulse on high signal (ns) | High noise pulse on low signal (ns) |
|---------------------------|-------------------------------------|-------------------------------------|
| 000 | 5 | 5 |
| 001 | 7 | 7 |
| 010 | 9 | 9 |
| 011 | 11 | 11 |
| 100 | 13 | 13 |
| 101 | 17 | 17 |
| 110 | 20 | 20 |
| 111 | 25 | 25 |

Note: The variation is about 30%



Non Volatile Data Storage

The Z8 Encore! F083A Series devices contain a Non Volatile Data Storage (NVDS) element of up to 100 bytes. This memory can perform over 100,000 write cycles.

Operation

The NVDS is implemented by special purpose Zilog software stored in areas of program memory not accessible to you. These special purpose routines use the Flash memory to store the data. The routines incorporate a dynamic addressing scheme to maximize the write/erase endurance of the Flash.

- **Note:** *Different members of the Z8 Encore! F083A Series feature multiple NVDS array sizes. For more details, see [Z8 Encore! F083A Series Family Part Selection Guide](#) on page 2.*

NVDS Code Interface

Two routines are required to access the NVDS, a write routine and a read routine. Both of these routines are accessed with a `CALL` instruction to a pre-defined address outside of the program memory accessible to you. Both the NVDS address and data are single-byte values. In order NOT to disturb the user code, these routines save the working register set before using it, so 16 bytes of stack space is needed to preserve the site. After finishing the call to these routines, the working register set of the user code is recovered.

During both read and write accesses to the NVDS, interrupt service is NOT disabled. Any interrupts that occur during the NVDS execution must not disturb the working register and existing stack contents; or else the array becomes corrupted. Disabling interrupts before executing NVDS operations is recommended.

Use of the NVDS requires 16 bytes of available stack space. The contents of the working register set are saved before calling NVDS read or write routines.

For correct NVDS operation, the Flash frequency registers must be programmed based on the system clock frequency. See [Flash Operation Timing Using the Flash Frequency Registers](#) on page 110.

Byte Write

To write a byte to the NVDS array, the user code must first push the address, then the data byte onto the stack. The user code issues a `CALL` instruction to the address of the Byte

Write routine (0x20B3). At the return from the sub-routine, the write status byte resides in working register R0. The bit fields of this status byte are defined in Table 88. Also, user code should pop the address and data bytes off the stack.

The write routine uses 16 bytes of stack space in addition to the two bytes of address and data pushed by the user code. Sufficient memory must be available for this stack usage.

Because of the flash memory architecture, NVDS writes exhibit a non-uniform execution time. In general, a write takes 136 μs (assuming a 20 MHz system clock). For every 200 writes, however, a maintenance operation is necessary. In this rare occurrence, the write takes up to 58 ms to complete. Slower system clock speeds result in proportionally higher execution times.

NVDS byte writes to invalid addresses (those exceeding the NVDS array size) have no effect. Illegal write operations have a 7 μs execution time.

Table 88. Write Status Byte

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------------|----------|----------|----------|----------|----------|----------|----------|----------|
| FIELD | Reserved | | | | | FE | IGADDR | WE |
| DEFAULT VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Reserved—Must be 0.

FE—Flash Error

If Flash error is detected, this bit is set to 1.

IGADDR—Illegal address

When NVDS byte writes to invalid addresses (those exceeding the NVDS array size) occur, this bit is set to 1.

WE—Write Error

A failure occurs during writing data into Flash. When writing data into a certain address, a read back operation is performed. If the read back value is not the same as the value written, this bit is set to 1.

Byte Read

To read a byte from the NVDS array, user code must first push the address onto the stack. User code issues a CALL instruction to the address of the byte-read routine (0x2000). At the return from the sub-routine, the read byte resides in working register R0, and the read status byte resides in working register R1. The bit fields of this status byte are defined in Table 89. Also, the user code should pop the address byte off the stack.

The read routine uses 16 bytes of stack space in addition to the one byte of address pushed by the user code. Sufficient memory must be available for this stack usage.

Because of the Flash memory architecture, NVDS reads exhibit a non-uniform execution time. A read operation takes between 71 μ s and 258 μ s (assuming a 20 MHz system clock). Slower system clock speeds result in proportionally higher execution times.

NVDS byte reads from invalid addresses (those exceeding the NVDS array size) return 0xff. Illegal read operations have a 6 μ s execution time.

The status byte returned by the NVDS read routine is zero for successful read. If the status byte is non-zero, there is a corrupted value in the NVDS array at the location being read. In this case, the value returned in R0 is the byte most recently written to the array that does not have an error.

Table 89. Read Status Byte

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|----------|---|---|----|----------|----|--------|----------|
| FIELD | Reserved | | | DE | Reserved | FE | IGADDR | Reserved |
| DEFAULT VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Reserved—Must be 0.

DE—Data Error

When reading a NVDS address, if an error is found in the latest data corresponding to this NVDS address, this bit is set to 1. NVDS source code steps forward until finding a valid data at this address.

FE—Flash Error

If Flash error is detected, this bit is set to 1.

IGADDR—Illegal address

When NVDS byte reads from invalid addresses (those exceeding the NVDS array size) occur, this bit is set to 1.

Power Failure Protection

The NVDS routines employ error checking mechanisms to ensure a power failure endangers only for the most recently written byte. Bytes previously written to the array are not perturbed. For this protection to function, the VBO must be enabled (See [Low-Power Modes](#) on page 33) and configured for a threshold voltage of 2.4 V or greater (See [Trim Bit Address Space](#) on page 124).

A system reset (such as a pin reset or Watchdog Timer reset) that occurs during a Write operation also perturbs the byte currently being written. All other bytes in the array are unperturbed.

Optimizing NVDS Memory Usage for Execution Speed

As listed in [Table 90](#), the NVDS read time varies drastically, this discrepancy being a trade-off for minimizing the frequency of writes that require post-write page erases. The NVDS read time of address N is a function of the number of writes to addresses other than N since the most recent write to address N, as well as the number of writes since the most recent page erase. Neglecting effects caused by page erases and results caused by the initial condition in which the NVDS is blank, a rule of thumb is that every write since the most recent page erase causes read times of unwritten addresses to increase by 0.8 μs , up to a maximum of 258 μs .

Table 90. NVDS Read Time

| Operation | Minimum Latency (μs) | Maximum Latency (μs) |
|---------------|-----------------------------------|-----------------------------------|
| Read | 71 | 258 |
| Write | 126 | 136 |
| Illegal Read | 6 | 6 |
| Illegal Write | 7 | 7 |

► **Note:** *For every 200 writes, a maintenance operation is necessary. In this rare occurrence, the write takes up to 58 ms to complete.*

If NVDS read performance is critical to your software architecture, you can optimize your code for speed by using any of the methods listed below.

1. Periodically refresh all addresses that are used. This is the most useful method. The optimal use of NVDS in terms of speed is to rotate the writes evenly among all addresses planned to use, bringing all reads closer to the minimum read time. Because the minimum read time is much less than the write time, however, actual speed benefits are not always realized.
2. Use as few unique addresses as possible. This helps to optimize the impact of refreshing.

On-Chip Debugger

The Z8 Encore! devices contain an integrated On-Chip Debugger (OCD) that provides the following advanced debugging features:

- Reading and writing of the Register File.
- Reading and writing of program and data memory.
- Setting of breakpoints and watchpoints.
- Executing eZ8 CPU instructions.

Architecture

The On-Chip Debugger consists of four primary functional blocks: transmitter, receiver, auto-baud detector/generator, and debug controller. Figure 17 displays the architecture of the On-Chip Debugger.




Figure 17. On-Chip Debugger Block Diagram

Operation

OCD Interface

The On-Chip Debugger uses the DBG pin for communication with an external host. This one-pin interface is a bidirectional open-drain interface that transmits and receives data. Data transmission is half-duplex, which means transmission and data retrieval cannot occur simultaneously. The serial data on the DBG pin is sent using the standard asynchronous data format defined in RS-232. This pin creates an interface between the Z8 Encore! F083A Series products and the serial port of a host PC using minimal external hardware. Two different methods for connecting the DBG pin to an RS-232 interface are displayed in Figure 18 and Figure 19 on page 135. The recommended method is the buffered implementation depicted in Figure 19 on page 135. The DBG pin must always be connected to V_{DD} through an external pull-up resistor.

**Caution:**

For operation of the On-Chip Debugger, all power pins (V_{DD} and AV_{DD}) must be supplied with power, and all ground pins (V_{SS} and AV_{SS}) must be properly grounded.

The DBG pin is open-drain and must always be connected to V_{DD} through an external pull-up resistor to insure proper operation.




Figure 18. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface (1)




Figure 19. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface (2)

DEBUG Mode

The operating characteristics of the devices in DEBUG mode are:

- The eZ8 CPU fetch unit stops, idling the eZ8 CPU, unless directed by the OCD to execute specific instructions.
- The system clock operates, unless the device is in STOP mode.
- All enabled on-chip peripherals operate, unless the device is in STOP mode.
- Automatically exits HALT mode.
- Constantly refreshes the Watchdog Timer, if enabled.

Entering DEBUG Mode

- The device enters DEBUG mode after the eZ8 CPU executes a BRK (Breakpoint) instruction.
- If the DBG pin is held low during the most recent clock cycle of system reset, the device enters DEBUG mode on exiting system reset

Exiting DEBUG Mode

The device exits DEBUG mode following any of these operations:

- Clearing the DBGMODE bit in the OCD control register to 0.
- Power-On Reset.
- Voltage Brownout reset.
- Watchdog Timer reset.

- Asserting the $\overline{\text{RESET}}$ pin low to initiate a reset.
- Driving the DBG pin low while the device is in STOP mode, initiates a system reset.

OCD Data Format

The OCD interface uses the asynchronous data format defined for RS-232. Each character is transmitted as 1 start bit, 8 data bits (least-significant bit first), and 1 stop bit. See [Figure 20](#).



Figure 20. OCD Data Format

OCD Auto-Baud Detector/Generator

To run over a range of baud rates (data bits per second) with various system clock frequencies, the On-Chip Debugger contains an auto-baud detector/generator. After a reset, the OCD is idle until it receives data. The OCD requires that the first character sent from the host is the character 80H. The character 80H has eight continuous bits low (one Start bit plus 7 data bits), framed between high bits. The auto-baud detector measures this period and sets the OCD baud rate generator accordingly.

The auto-baud detector/generator is clocked by the system clock. The minimum baud rate is the system clock frequency divided by 512. For optimal operation with asynchronous datastreams, the maximum recommended baud rate is the system clock frequency divided by 8. The maximum possible baud rate for asynchronous datastreams is the system clock frequency divided by 4, but this theoretical maximum is possible only for low noise designs with clean signals. [Table 91](#) lists minimum and recommended maximum baud rates for sample crystal frequencies.

Table 91. OCD Baud-Rate Limits

| System Clock Frequency (MHz) | Recommended Maximum Baud Rate (kbps) | Recommended Standard PC Baud Rate (bps) | Minimum Baud Rate (kbps) |
|------------------------------|--------------------------------------|---|--------------------------|
| 20.0 | 2500.0 | 1,843,200 | 39 |
| 1.0 | 125.0 | 115,200 | 1.95 |
| 0.032768 (32 kHz) | 4.096 | 2400 | 0.064 |

If the OCD receives a serial break (nine or more continuous bits low), the auto-baud detector/generator resets. Reconfigure the auto-baud detector/generator by sending 80H.

OCD Serial Errors

The On-Chip Debugger detects any of the following error conditions on the DBG pin:

- Serial break (a minimum of nine continuous bits low)
- Framing error (received `stop` bit is low)
- Transmit collision (simultaneous transmission by OCD and host detected by the OCD)

When the OCD detects one of these errors, it aborts any command currently in progress, transmits a four character long serial break back to the host, and resets the auto-baud detector/generator. A framing error or transmit collision may be caused by the host sending a serial break to the OCD. As a result of the open-drain nature of the interface, returning a serial break back to the host only extends the length of the serial break if the host releases the serial break early.

The host transmits a serial break on the `DBG` pin when first connecting to the Z8 Encore! F083A Series devices or when recovering from an error. A serial break from the host resets the auto-baud generator/detector, but does not reset the OCD control register. A serial break leaves the device in `DEBUG` mode, if that is the current mode. The OCD is held in reset until the end of the serial break when the `DBG` pin returns high. Because of the open-drain nature of the `DBG` pin, the host sends a serial break to the OCD even if the OCD is transmitting a character.

Breakpoints

Execution breakpoints are generated using the `BRK` instruction (Opcode `00H`). When the eZ8 CPU decodes a `BRK` instruction, it signals the On-Chip Debugger. If breakpoints are enabled, the OCD enters `DEBUG` mode and idles the eZ8 CPU. If breakpoints are not enabled, the OCD ignores the `BRK` signal and the `BRK` instruction operates as an `NOP` instruction.

Breakpoints in Flash Memory

The `BRK` instruction is Opcode `00H`, which corresponds to the fully programmed state of a byte in Flash memory. To implement a breakpoint, write `00H` to the required break address overwriting the current instruction. To remove a breakpoint, the corresponding page of Flash memory must be erased and reprogrammed with the original data.

Runtime Counter

The On-Chip Debugger contains a 16-bit runtime counter. It counts system clock cycles between breakpoints. The counter starts counting when the On-Chip Debugger leaves `DEBUG` mode and stops counting when it enters `DEBUG` mode again or when it reaches the maximum count of `FFFFH`.

On-Chip Debugger Commands

The host communicates to the On-Chip Debugger by sending OCD commands using the DBG interface. During normal operation, only a subset of the OCD commands are available. In DEBUG mode, all OCD commands become available unless the user code and control registers are protected by programming the Flash read protect option bit (FRP). The FRP prevents the code in memory from being read out of the Z8 Encore! F083A Series products. When this option is enabled, several of the OCD commands are disabled. The table below is a summary of the On-Chip Debugger commands. This table indicates the commands that operate when the device is not in DEBUG mode (normal operation) and the commands that are disabled by programming the FRP.

| Debug Command | Command Byte | Enabled when NOT in DEBUG mode? | Disabled by Flash Read Protect Option Bit |
|----------------------------|--------------|---------------------------------|--|
| Read OCD Revision | 00H | Yes | – |
| Reserved | 01H | – | – |
| Read OCD Status Register | 02H | Yes | – |
| Read Runtime Counter | 03H | – | – |
| Write OCD Control Register | 04H | Yes | Cannot clear DBGMODE bit |
| Read OCD Control Register | 05H | Yes | – |
| Write Program Counter | 06H | – | Disabled |
| Read Program Counter | 07H | – | Disabled |
| Write Register | 08H | – | Only writes of the Flash Memory Control registers are allowed. Additionally, only the Mass Erase command is allowed to be written to the Flash Control register. |
| Read Register | 09H | – | Disabled |
| Write Program Memory | 0AH | – | Disabled |
| Read Program Memory | 0BH | – | Disabled |
| Write Data Memory | 0CH | – | Yes |
| Read Data Memory | 0DH | – | – |
| Read Program Memory CRC | 0EH | – | – |
| Reserved | 0FH | – | – |
| Step Instruction | 10H | – | Disabled |
| Stuff Instruction | 11H | – | Disabled |

| Debug Command | Command Byte | Enabled when NOT in DEBUG mode? | Disabled by Flash Read Protect Option Bit |
|---------------------|--------------|---------------------------------|---|
| Execute Instruction | 12H | – | Disabled |
| Reserved | 13H–FFH | – | – |

In the following bulleted list of OCD commands, data and commands sent from the host to the On-Chip Debugger are identified by 'DBG ← Command/Data'. Data sent from the On-Chip Debugger back to the host is identified by 'DBG → Data'

- **Read OCD Revision (00H)**—The read OCD revision command determines the version of the On-Chip Debugger. If OCD commands are added, removed, or changed, this revision number changes.

```
DBG ← 00H
DBG → OCDRev[15:8] (Major revision number)
DBG → OCDRev[7:0] (Minor revision number)
```

- **Read OCD Status Register (02H)**—The read OCD status register command reads the OCDSTAT register.

```
DBG ← 02H
DBG → OCDSTAT[7:0]
```

- **Read Runtime Counter (03H)**—The runtime counter counts system clock cycles in between breakpoints. The 16-bit runtime counter counts from 0000H and stops at the maximum count of FFFFH. The runtime counter is overwritten during the write memory, read memory, write register, read register, read memory CRC, step instruction, stuff instruction, and execute instruction commands.

```
DBG ← 03H
DBG → RuntimeCounter[15:8]
DBG → RuntimeCounter[7:0]
```

- **Write OCD Control Register (04H)**—The write OCD control register command writes the data that follows to the OCDCTL register. When the Flash read protect option bit is enabled, the DBGMODE bit (OCDCTL[7]) is set to 1 only, it cannot be cleared to 0. To return the device to normal operating mode, the device must be reset.

```
DBG ← 04H
DBG ← OCDCTL[7:0]
```

- **Read OCD Control Register (05H)**—The read OCD control register command reads the value of the OCDCTL register.

```
DBG ← 05H
DBG → OCDCTL[7:0]
```

- **Write Program Counter (06H)**—The write program counter command, writes the data that follows to the eZ8 CPU's program counter (PC). If the device is not in DEBUG mode or if the Flash read protect option bit is enabled, the program counter (PC) values are discarded.

```
DBG ← 06H
DBG ← ProgramCounter[15:8]
DBG ← ProgramCounter[7:0]
```

- **Read Program Counter (07H)**—The read program counter command, reads the value in the eZ8 CPUs program counter (PC). If the device is not in DEBUG mode or if the Flash read protect option bit is enabled, this command returns FFFFH.

```
DBG ← 07H
DBG → ProgramCounter[15:8]
DBG → ProgramCounter[7:0]
```

- **Write Register (08H)**—The write register command, writes data to the Register File. Data is written 1–256 bytes at a time (256 bytes are written by setting size to 0). If the device is not in DEBUG mode, the address and data values are discarded. If the Flash read protect option bit is enabled, only writes to the Flash control registers are allowed and all other register write data values are discarded.

```
DBG ← 08H
DBG ← {4'h0, Register Address[11:8]}
DBG ← Register Address[7:0]
DBG ← Size[7:0]
DBG ← 1-256 data bytes
```

- **Read Register (09H)**—The read register command, reads data from the Register File. Data is read 1–256 bytes at a time (256 bytes are read by setting size to 0). If the device is not in DEBUG mode or if the Flash read protect option bit is enabled, this command returns FFH for all the data values.

```
DBG ← 09H
DBG ← {4'h0, Register Address[11:8]}
DBG ← Register Address[7:0]
DBG ← Size[7:0]
DBG → 1-256 data bytes
```

- **Write Program Memory (0AH)**—The write program memory command, writes data to program memory. This command is equivalent to the LDC and LDCI instructions. Data is written 1–65536 bytes at a time (65536 bytes are written by setting size to 0). The on-chip Flash controller must be written to and unlocked for the programming operation to occur. If the Flash controller is not unlocked, the data is discarded. If the device is not in DEBUG mode or if the Flash read protect option bit is enabled, the data is discarded.

```
DBG ← 0AH
DBG ← Program Memory Address[15:8]
```



```
DBG ← Program Memory Address[7:0]
DBG ← Size[15:8]
DBG ← Size[7:0]
DBG ← 1-65536 data bytes
```

- **Read Program Memory (0BH)**—The read program memory command, reads data from program memory. This command is equivalent to the LDC and LDCI instructions. Data is read 1–65536 bytes at a time (65536 bytes are read by setting size to 0). If the device is not in DEBUG mode or if the Flash read protect option bit is enabled, this command returns FFH for the data.

```
DBG ← 0BH
DBG ← Program Memory Address[15:8]
DBG ← Program Memory Address[7:0]
DBG ← Size[15:8]
DBG ← Size[7:0]
DBG → 1-65536 data bytes
```

- **Write Data Memory (0CH)**—The write data memory command, writes data to data memory. This command is equivalent to the LDE and LDEI instructions. Data is written 1–65536 bytes at a time (65536 bytes are written by setting size to 0). If the device is not in DEBUG mode or if the Flash read protect option bit is enabled, the data is discarded.

```
DBG ← 0CH
DBG ← Data Memory Address[15:8]
DBG ← Data Memory Address[7:0]
DBG ← Size[15:8]
DBG ← Size[7:0]
DBG ← 1-65536 data bytes
```

- **Read Data Memory (0DH)**—The read data memory command, reads from data memory. This command is equivalent to the LDE and LDEI instructions. Data is read from 1 to 65536 bytes at a time (65536 bytes are read by setting size to 0). If the device is not in DEBUG mode, this command returns FFH for the data.

```
DBG ← 0DH
DBG ← Data Memory Address[15:8]
DBG ← Data Memory Address[7:0]
DBG ← Size[15:8]
DBG ← Size[7:0]
DBG → 1-65536 data bytes
```

- **Read Program Memory CRC (0EH)**—The read program memory CRC command, computes and returns the cyclic redundancy check (CRC) of program memory using the 16-bit CRC-CCITT polynomial. If the device is not in DEBUG mode, this command returns FFFFH for the CRC value. Unlike the other OCD read commands, there is a delay from issuing of the command until the OCD returns the data. The OCD reads the program memory, calculates the CRC value, and returns the result. The delay is a function of the

program memory size and is approximately equal to the system clock period multiplied by the number of bytes in the program memory.

```
DBG ← 0EH
DBG → CRC[15:8]
DBG → CRC[7:0]
```

- **Step Instruction (10H)**—The step instruction command, steps one assembly instruction at the current program counter (PC) location. If the device is not in DEBUG mode or the Flash read protect option bit is enabled, the OCD ignores this command.

```
DBG ← 10H
```

- **Stuff Instruction (11H)**—The stuff instruction command, steps one assembly instruction and allows specification of the first byte of the instruction. The remaining 0-4 bytes of the instruction are read from program memory. This command is useful for stepping over instructions where the first byte of the instruction has been overwritten by a breakpoint. If the device is not in DEBUG mode or the Flash read protect option bit is enabled, the OCD ignores this command.

```
DBG ← 11H
DBG ← opcode[7:0]
```

- **Execute Instruction (12H)**—The execute instruction command allows sending an entire instruction to be executed to the eZ8 CPU. This command also steps over breakpoints. The number of bytes to send for the instruction depends on the Opcode. If the device is not in DEBUG mode or the Flash read protect option bit is enabled, this command reads and discards one byte.

```
DBG ← 12H
DBG ← 1-5 byte opcode
```

On-Chip Debugger Control Register Definitions

OCD Control Register

The OCD control register controls the state of the On-Chip Debugger. This register is used to enter or exit DEBUG mode and to enable the BRK instruction. It also resets the Z8 Encore! F083A Series device.

A reset and stop function is achieved by writing 81H to this register. A reset and Go function is achieved by writing 41H to this register. If the device is in DEBUG mode, a run function is implemented by writing 40H to this register.

Table 92. OCD Control Register (OCDCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----------|----------|----------|----------|----------|----------|----------|----------|
| FIELD | DBGMODE | BRKEN | DBGACK | Reserved | | | | RST |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R | R | R | R | R/W |

DBGMODE—DEBUG mode

The device enters DEBUG mode when this bit is 1. When in DEBUG mode, the eZ8 CPU stops fetching new instructions. Clearing this bit causes the eZ8 CPU to restart. This bit is automatically set when a BRK instruction is decoded and breakpoints are enabled. If the Flash read protect option bit is enabled, this bit is cleared only by resetting the device. It cannot be written to 0.

0 = The Z8 Encore! F083A Series device is operating in NORMAL mode

1 = The Z8 Encore! F083A Series device is in DEBUG mode

BRKEN—Breakpoint enable

This bit controls the behavior of the BRK instruction (Opcode 00H). By default, breakpoints are disabled and the BRK instruction behaves similar to an NOP instruction. If this bit is 1 when a BRK instruction is decoded, the DBGMODE bit of the OCDCTL register is automatically set to 1.

0 = Breakpoints are disabled

1 = Breakpoints are enabled

DBGACK—Debug acknowledge

This bit enables the debug acknowledge feature. If this bit is set to 1, the OCD sends a Debug acknowledge character (FFH) to the host when a breakpoint occurs.

0 = Debug acknowledge is disabled

1 = Debug acknowledge is enabled

Reserved—Must be 0

RST—Reset

Setting this bit to 1 resets the Z8F083A family device. The device goes through a normal POR sequence with the exception that the On-Chip Debugger is not reset. This bit is automatically cleared to 0 at the end of reset.

0 = No effect

1 = Reset the Flash read protect option bit device

OCD Status Register

The OCD status register reports status information about the current state of the debugger and the system.

Table 93. OCD Status Register (OCDSTAT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----------|----------|----------|----------|----------|----------|----------|----------|
| FIELD | DBG | HALT | FRPENB | Reserved | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R | R | R | R | R | R | R | R |

DBG—Debug status

0 = NORMAL mode

1 = DEBUG mode

HALT—HALT Mode

0 = Not in HALT mode

1 = In HALT mode

FRPENB—Flash read protect option bit Enable

0 = FRP bit enabled, that allows disabling of many OCD commands

1 = FRP bit has no effect

Reserved—Must be 0

Oscillator Control

The Z8 Encore! F083A Series device uses five possible clocking schemes. Each one of these is user-selectable.

- On-chip precision trimmed RC oscillator.
- On-chip oscillator using off-chip crystal or resonator.
- On-chip oscillator using external RC network.
- External clock drive.
- On-chip low precision Watchdog Timer Oscillator.

In addition, Z8 Encore! F083A Series devices contain clock failure detection and recovery circuitry, allowing continued operation despite a failure of the primary oscillator.

Operation

This chapter discusses the logic used to select the system clock and handle primary oscillator failures. A description of the specific operation of each oscillator is outlined elsewhere in this document. The detailed description of the <Cross_Ref>Watchdog Timer Oscillator starts on page 87, the internal precision oscillator description begins on page 155, and the chapter outlining the crystal oscillator begins on page 151 of this document.

System Clock Selection

The oscillator control block selects from the available clocks. [Table 94](#) on page 146 describes each clock source and its usage.

Table 94. Oscillator Configuration and Selection

| Clock Source | Characteristics | Required Setup |
|------------------------------------|---|---|
| Internal precision RC oscillator | <ul style="list-style-type: none"> • 119 kHz or 20 MHz • $\pm 4\%$ accuracy when trimmed • No external components required | <ul style="list-style-type: none"> • Unlock and write oscillator control register (OSCCTL) to enable and select oscillator at either 20 MHz or 119 kHz |
| External crystal/resonator | <ul style="list-style-type: none"> • 32 kHz to 20 MHz • Very high accuracy (dependent on crystal or resonator used) • Requires external components | <ul style="list-style-type: none"> • Configure Flash option bits for correct external OSCILLATOR mode • Unlock and write OSCCTL to enable crystal oscillator, wait for it to stabilize and select as system clock (if the XTLDIS option bit has been de-asserted, no waiting is required) |
| External RC oscillator | <ul style="list-style-type: none"> • 32 kHz to 4 MHz • Accuracy dependent on external components | <ul style="list-style-type: none"> • Configure Flash option bits for correct external OSCILLATOR mode • Unlock and write OSCCTL to enable crystal oscillator and select as system clock |
| External clock drive | <ul style="list-style-type: none"> • 0 to 20 MHz • Accuracy dependent on external clock source | <ul style="list-style-type: none"> • Write GPIO registers to configure PB3 pin for external clock function • Unlock and write OSCCTL to select external system clock • Apply external clock signal to GPIO |
| Internal Watchdog Timer Oscillator | <ul style="list-style-type: none"> • 10 kHz nominal • $\pm 40\%$ accuracy; no external components required • Low power consumption | <ul style="list-style-type: none"> • Enable WDT if not enabled and wait until WDT oscillator is operating. • Unlock and write oscillator control register (OSCCTL) to enable and select oscillator |



Caution: *Unintentional accesses to the oscillator control register actually stops the chip by switching to a non-functioning oscillator. To prevent this condition, the oscillator control block employs a register unlocking/locking scheme.*

OSC Control Register Unlocking/Locking

To write the oscillator control register, unlock it by making two writes to the OSCCTL register with the values `E7H` followed by `18H`. A third write to the OSCCTL register changes the value of the actual register and returns the register to a Locked state. Any other sequence of oscillator control register writes has no effect. The values written to unlock the register must be ordered correctly, but are not necessarily consecutive. It is possible to write to or read from other registers within the unlocking/locking operation.

When selecting a new clock source, the primary oscillator failure detection circuitry and the Watchdog Timer Oscillator failure circuitry must be disabled. If POFEN and WOFEN are not disabled prior to a clock switch-over, it is possible to generate an interrupt for a failure of either oscillator. The failure detection circuitry is enabled anytime after a successful write of OSCSEL in the oscillator control register.

The internal precision oscillator is enabled by default. If the user code changes to a different oscillator, it may be appropriate to disable the IPO for power savings. Disabling the IPO does not occur automatically.

Clock Failure Detection and Recovery

Primary Oscillator Failure

The Z8F08xA family devices generates non-maskable interrupt-like events when the primary oscillator fails. To maintain system function in this situation, the clock failure recovery circuitry automatically forces the Watchdog Timer Oscillator to drive the system clock. The Watchdog Timer Oscillator must be enabled to allow the recovery. Although this oscillator runs at a much slower speed than the original system clock, the CPU continues to operate, allowing execution of a clock failure vector and software routines that either remedy the oscillator failure or issue a failure alert. This automatic switch-over is not available if the Watchdog Timer is the primary oscillator. It is also unavailable if the Watchdog Timer Oscillator is disabled, though it is not necessary to enable the Watchdog timer reset function outlined in the Watchdog Timer chapter of this document.

The primary oscillator failure detection circuitry asserts if the system clock frequency drops below $1 \text{ kHz} \pm 50\%$. If an external signal is selected as the system oscillator, it is possible that a very slow but non-failing clock generates a failure condition. Under these conditions, do not enable the clock failure circuitry (POFEN must be deasserted in the OSCCTL register).

Watchdog Timer Failure

In the event of a Watchdog Timer Oscillator failure, a similar non-maskable interrupt-like event is issued. This event does not trigger an attendant clock switch-over, but alerts the CPU of the failure. After a Watchdog Timer failure, it is no longer possible to detect a primary oscillator failure. The failure detection circuitry does not function if the Watchdog Timer is used as the primary oscillator or if the Watchdog Timer Oscillator has been disabled. For either of these cases, it is necessary to disable the detection circuitry by deasserting the WDFEN bit of the OSCCTL register.

The Watchdog Timer Oscillator failure detection circuit counts system clocks while looking for a Watchdog Timer clock. The logic counts 8004 system clock cycles before determining that a failure has occurred. The system clock rate determines the speed at which the Watchdog Timer failure is detected. A very slow system clock results in very slow detection times.



Caution: *It is possible to disable the clock failure detection circuitry as well as all functioning clock sources. In this case, the Z8 Encore! F083A Series device ceases functioning and is recovered only by power-on-reset.*

Oscillator Control Register Definitions

Oscillator Control Register

The oscillator control register (OSCCTL) enables/disables the various oscillator circuits, enables/disables the failure detection/recovery circuitry and selects the primary oscillator, which becomes the system clock.

The oscillator control register must be unlocked before writing. Writing the two step sequence E7H followed by 18H to the oscillator control register unlocks it. The register is locked at successful completion of a register write to the OSCCTL. [Figure 21](#) on page 149 displays the oscillator control clock switching flow. See [Table 113](#) on page 182 for waiting time of various oscillator circuits.

Table 95. Oscillator Control Register (OSCCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|--------|-----|-----|
| FIELD | INTEN | XTLEN | WDTEN | POFEN | WDFEN | SCKSEL | | |
| RESET | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F86H | | | | | | | |

INTEN—Internal precision oscillator enable

1 = Internal precision oscillator is enabled

0 = Internal precision oscillator is disabled

XTLEN—Crystal oscillator enable; this setting overrides the GPIO register control for PA0 and PA1

1 = Crystal oscillator is enabled

0 = Crystal oscillator is disabled

WDTEN—Watchdog Timer Oscillator enable

1 = Watchdog Timer Oscillator is enabled

0 = Watchdog Timer Oscillator is disabled

POFEN—Primary oscillator failure detection enable

1 = Failure detection and recovery of primary oscillator is enabled

0 = Failure detection and recovery of primary oscillator is disabled

WDFEN—Watchdog Timer Oscillator failure detection enable
 1 = Failure detection of Watchdog Timer Oscillator is enabled
 0 = Failure detection of Watchdog Timer Oscillator is disabled

SCKSEL—System clock oscillator select

000 = Internal precision oscillator functions as system clock at 20 MHz
 001 = Internal precision oscillator functions as system clock at 119 kHz
 010 = Crystal oscillator or external RC oscillator functions as system clock
 011 = Watchdog Timer Oscillator functions as system clock
 100 = External clock signal on PB3 functions as system clock
 101 = Reserved
 110 = Reserved
 111 = Reserved




Figure 21. Oscillator Control Clock Switching Flow Chart



Crystal Oscillator

The products in the Z8 Encore! F083A Series contain an on-chip crystal oscillator for use with external crystals with 32 kHz to 20 MHz frequencies. In addition, the oscillator supports external RC networks with oscillation frequencies up to 4 MHz or ceramic resonators with frequencies up to 8 MHz. The on-chip crystal oscillator is used to generate the primary system clock for the internal eZ8 CPU and the majority of the on-chip peripherals. Alternatively, the X_{IN} input pin also accepts a CMOS-level clock input signal (32 kHz–20 MHz). If an external clock generator is used, the X_{OUT} pin must be left unconnected. The on-chip crystal oscillator also contains a clock filter function. For details settings of this clock filter, see [Table 87](#) on page 127. But by default, this clock filter is disabled and no divide to the input clock, namely the frequency of the signal on the X_{IN} input pin determines the frequency of the system clock in default settings.

► **Note:** *Although the XIN pin is used as an input for an external clock generator, the CLKIN pin is better suited for such use. For more details, see [System Clock Selection](#) on page 145.*

Operating Modes

The Z8 Encore! F083A Series products support four OSCILLATOR modes.

- Minimum power for use with very low frequency crystals (32 kHz to 1 MHz).
- Medium power for use with medium frequency crystals or ceramic resonators (0.5 MHz to 8 MHz).
- Maximum power for use with high frequency crystals (8 MHz to 20 MHz).
- On-chip oscillator configured for use with external RC networks (<4 MHz).

The OSCILLATOR mode is selected using user-programmable Flash option bits. For more details, see [Flash Option Bits](#) on page 119.

Crystal Oscillator Operation

The Flash option bit XTLDIS controls whether the crystal oscillator is enabled during reset. The crystal may later be disabled after reset if a new oscillator has been selected as the system clock. If the crystal is manually enabled after reset through the OSCCTL register, the user code must wait at least 5000 IPO cycles for the crystal to stabilize. After this, the crystal oscillator may be selected as the system clock.

[Figure 22](#) on page 152 displays a recommended configuration for connection with an external fundamental-mode, parallel-resonant crystal operating at 20 MHz. Recommended 20 MHz crystal specifications are provided in [Table 96](#) on page 152. Resistor R₁ is

optional and limits total power dissipation by the crystal. Printed circuit board layout must add no more than 4 pF of stray capacitance to either the X_{IN} or X_{OUT} pins. If oscillation does not occur, reduce the values of capacitors C_1 and C_2 to decrease loading.




Figure 22. Recommended 20 MHz Crystal Oscillator Configuration

Table 96. Recommended Crystal Oscillator Specifications

| Parameter | Value | Units | Comments |
|-----------------------------|-------------|-------|----------|
| Frequency | 20 | MHz | |
| Resonance | Parallel | | |
| Mode | Fundamental | | |
| Series Resistance (R_S) | 60 | Ω | Maximum |
| Load Capacitance (C_L) | 30 | pF | Maximum |
| Shunt Capacitance (C_0) | 7 | pF | Maximum |
| Drive Level | 1 | mW | Maximum |

Oscillator Operation with an External RC Network

Figure 23 displays a recommended configuration for connection with an external resistor-capacitor (RC) network.




Figure 23. Connecting the On-Chip Oscillator to an External RC Network

An external resistance value of 45 K Ω is recommended for oscillator operation with an external RC network. The minimum resistance value to ensure operation is 40 K Ω . The typical oscillator frequency is estimated from the values of the resistor (R in K Ω) and capacitor (C in pF) elements using the following equation

$$\text{Oscillator Frequency (kHz)} = \frac{1 \times 10^6}{(0.4 \times R \times C) + (4 \times C)}$$

Figure 24 on page 154 displays the typical (3.3 V and 25 °C) oscillator frequency as a function of the capacitor (C in pF) employed in the RC network assuming a 45 K Ω external resistor. For very small values of C, the parasitic capacitance of the oscillator X_{IN} pin and the printed circuit board must be included in the estimation of the oscillator frequency.

It is possible to operate the RC oscillator using only the parasitic capacitance of the package and printed circuit board. To minimize sensitivity to external parasitics, external capacitance values in excess of 20 pF are recommended.




Figure 24. Typical RC Oscillator Frequency as a Function of the External Capacitance with a 45 KΩ Resistor



Caution:

When using the external RC OSCILLATOR mode, the oscillator stops oscillating if the power supply drops below 2.7 V, but before the power supply drops to the VBO threshold. The oscillator resumes oscillation when the supply voltage exceeds 2.7 V.

Internal Precision Oscillator

The internal precision oscillator (IPO) is designed for use without external components. You either manually trim the oscillator for a non-standard frequency or use the automatic factory trimmed version to achieve a 20 MHz frequency with $\pm 4\%$ accuracy and 45%~55% duty cycle over the operating temperature and supply voltage of the device. Maximum startup time of IPO is 25 μ s. IPO features include:

- On-chip RC oscillator that does not require external components
- Output frequency of either 20 MHz or 119 kHz (contains both a FAST and a SLOW mode)
- Trimming possible through Flash option bits with user override
- Elimination of crystals or ceramic resonators in applications where high timing accuracy is not required

Operation

The internal oscillator is an RC relaxation oscillator with minimized sensitivity to power supply variation. By using ratio tracking thresholds, the effect of power supply voltage is cancelled out. The dominant source of oscillator error is the absolute variance of chip level fabricated components, such as capacitors. An 8-bit trimming register, incorporated into the design, compensates for absolute variation of oscillator frequency. Once trimmed the oscillator frequency is stable and does not require subsequent calibration. Trimming was performed during manufacturing and is not necessary for you to repeat unless a frequency other than 20 MHz (FAST mode) or 119 kHz (SLOW mode) is required.

Power-down this block for minimum system power.

By default, the oscillator is configured through the Flash option bits. However, the user code overrides these trim values as described in [Trim Bit Address Space](#) on page 124.

Select one of two frequencies for the oscillator: 20 MHz and 119 kHz, using the OSCSEL bits in the [Oscillator Control](#) on page 145.



eZ8 CPU Instruction Set

Assembly Language Programming Introduction

The eZ8 CPU assembly language provides a means for writing an application program without concern for actual memory addresses or machine instruction formats. A program written in assembly language is called a source program. Assembly language allows the use of symbolic addresses to identify memory locations. It also allows mnemonic codes (Opcodes and operands) to represent the instructions themselves. The Opcodes identify the instruction while the operands represent memory locations, registers, or immediate data values.

Each assembly language program consists of a series of symbolic commands called statements. Each statement contain labels, operations, operands and comments.

Labels are assigned to a particular instruction step in a source program. The label identifies that step in the program as an entry point for use by other instructions.

The assembly language also includes assembler directives that supplement the machine instruction. The assembler directives, or pseudo-ops, are not translated into a machine instruction. Rather, the pseudo-ops are interpreted as directives that control or assist the assembly process.

The source program is processed (assembled) by the assembler to obtain a machine language program called the object code. The object code is executed by the eZ8 CPU. An example segment of an assembly language program is given in the following example.

Assembly Language Source Program Example

```
JP START          ; Everything after the semicolon is a comment.

START:            ; A label called "START". The first instruction (JP START) in this
                  ; example causes program execution to jump to the point within the
                  ; program where the START label occurs.

LD R4, R7         ; A Load (LD) instruction with two operands. The first operand,
                  ; Working register R4, is the destination. The second operand,
                  ; Working register R7, is the source. The contents of R7 is
                  ; written into R4.

LD 234H, #%01    ; Another Load (LD) instruction with two operands.
                  ; The first operand, extended mode register Address 234H,
                  ; identifies the destination. The second operand, immediate data
                  ; value 01H, is the source. The value 01H is written into the
                  ; register at address 234H.
```

Assembly Language Syntax

For proper instruction execution, eZ8 CPU assembly language syntax requires that the operands be written as ‘destination, source’. After assembly, the object code usually has the operands in the order ‘source, destination’, but ordering is Opcode dependent. The following instruction examples display the format of some basic assembly instructions and the resulting object code produced by the assembler. This binary format must be followed by users that prefer manual program coding or intend to implement their own assembler.

Example 1: If the contents of registers 43H and 08H are added and the result is stored in 43H, the assembly syntax and resulting object code is:

Table 97. Assembly Language Syntax Example 1

| | | | | |
|-------------------------------|-----|------|-----|----------------|
| Assembly Language Code | ADD | 43H, | 08H | (ADD dst, src) |
| Object Code | 04 | 08 | 43 | (OPC src, dst) |

Example 2: In general, when an instruction format requires an 8-bit register address, the address specify any register location in the range 0–255 or, using escaped mode addressing, a working register R0–R15. If the contents of register 43H and working register R8 are added and the result is stored in 43H, the assembly syntax and resulting object code is:

Table 98. Assembly Language Syntax Example 2

| | | | | |
|-------------------------------|-----|------|----|----------------|
| Assembly Language Code | ADD | 43H, | R8 | (ADD dst, src) |
| Object Code | 04 | E8 | 43 | (OPC src, dst) |

See the device specific product specification to determine the exact Register File range available. The Register File size varies, depending on the device type.

eZ8 CPU Instruction Notation

In the eZ8 CPU instruction summary and description sections, the operands, condition codes, status flags, and address modes are represented by a notational shorthand that is described in [Table 99](#) on page 159.

Table 99. Notational Shorthand

| Notation | Description | Operand | Range |
|----------|--------------------------------|---------|---|
| b | Bit | b | b represents a value from 0 to 7 (000B to 111B). |
| cc | Condition Code | — | See condition codes overview in the eZ8 CPU User Manual. |
| DA | Direct Address | Addr | Addr. represents a number in the range of 0000H to FFFFH |
| ER | Extended Addressing Register | Reg | Reg. represents a number in the range of 000H to FFFH |
| IM | Immediate Data | #Data | Data is a number between 00H to FFH |
| Ir | Indirect Working Register | @Rn | n = 0 – 15 |
| IR | Indirect Register | @Reg | Reg. represents a number in the range of 00H to FFH |
| Irr | Indirect Working Register Pair | @RRp | p = 0, 2, 4, 6, 8, 10, 12, or 14 |
| IRR | Indirect Register Pair | @Reg | Reg. represents an even number in the range 00H to FEH |
| p | Polarity | p | Polarity is a single bit binary value of either 0B or 1B. |
| r | Working Register | Rn | n = 0 – 15 |
| R | Register | Reg | Reg. represents a number in the range of 00H to FFH |
| RA | Relative Address | X | X represents an index in the range of +127 to –128 which is an offset relative to the address of the next instruction |
| rr | Working Register Pair | RRp | p = 0, 2, 4, 6, 8, 10, 12, or 14 |
| RR | Register Pair | Reg | Reg. represents an even number in the range of 00H to FEH |
| Vector | Vector Address | Vector | Vector represents a number in the range of 00H to FFH |
| X | Indexed | #Index | The register or register pair to be indexed is offset by the signed Index value (#Index) in a +127 to –128 range. |

Table 100 contains additional symbols that are used throughout the instruction summary and instruction set description sections.

Table 100. Additional Symbols

| Symbol | Definition |
|--------|---------------------------|
| dst | Destination Operand |
| src | Source Operand |
| @ | Indirect Address Prefix |
| SP | Stack Pointer |
| PC | Program Counter |
| FLAGS | Flags Register |
| RP | Register Pointer |
| # | Immediate Operand Prefix |
| B | Binary Number Suffix |
| % | Hexadecimal Number Prefix |
| H | Hexadecimal Number Suffix |

Assignment of a value is indicated by an arrow. For example,

$$\text{dst} \leftarrow \text{dst} + \text{src}$$

indicates that the source data is added to the destination data and the result is stored in the destination location.

eZ8 CPU Instruction Classes

eZ8 CPU instructions are divided functionally into the following groups:

- Arithmetic
- Bit manipulation
- Block transfer
- CPU control
- Load

- Logical
- Program control
- Rotate and shift

Table 101 through Table 108 contain the instructions belonging to each group and the number of operands required for each instruction. Some instructions appear in more than one table as these instruction are considered as a subset of more than one category. Within these tables, the source operand is identified as ‘src’, the destination operand is ‘dst’ and a condition code is ‘cc’.

Table 101. Arithmetic Instructions

| Mnemonic | Operands | Instruction |
|----------|----------|---|
| ADC | dst, src | Add with Carry |
| ADCX | dst, src | Add with Carry using Extended Addressing |
| ADD | dst, src | Add |
| ADDX | dst, src | Add using Extended Addressing |
| CP | dst, src | Compare |
| CPC | dst, src | Compare with Carry |
| CPCX | dst, src | Compare with Carry using Extended Addressing |
| CPX | dst, src | Compare using Extended Addressing |
| DA | dst | Decimal Adjust |
| DEC | dst | Decrement |
| DECW | dst | Decrement Word |
| INC | dst | Increment |
| INCW | dst | Increment Word |
| MULT | dst | Multiply |
| SBC | dst, src | Subtract with Carry |
| SBCX | dst, src | Subtract with Carry using Extended Addressing |
| SUB | dst, src | Subtract |
| SUBX | dst, src | Subtract using Extended Addressing |

Table 102. Bit Manipulation Instructions

| Mnemonic | Operands | Instruction |
|----------|-------------|--|
| BCLR | bit, dst | Bit Clear |
| BIT | p, bit, dst | Bit Set or Clear |
| BSET | bit, dst | Bit Set |
| BSWAP | dst | Bit Swap |
| CCF | — | Complement Carry Flag |
| RCF | — | Reset Carry Flag |
| SCF | — | Set Carry Flag |
| TCM | dst, src | Test Complement Under Mask |
| TCMX | dst, src | Test Complement Under Mask using Extended Addressing |
| TM | dst, src | Test Under Mask |
| TMX | dst, src | Test Under Mask using Extended Addressing |

Table 103. Block Transfer Instructions

| Mnemonic | Operands | Instruction |
|----------|----------|---|
| LDCI | dst, src | Load Constant to/from Program Memory and Auto-Increment Addresses |
| LDEI | dst, src | Load External Data to/from Data Memory and Auto-Increment Addresses |

Table 104. CPU Control Instructions

| Mnemonic | Operands | Instruction |
|----------|----------|------------------------|
| ATM | — | Atomic Execution |
| CCF | — | Complement Carry Flag |
| DI | — | Disable Interrupts |
| EI | — | Enable Interrupts |
| HALT | — | HALT Mode |
| NOP | — | No Operation |
| RCF | — | Reset Carry Flag |
| SCF | — | Set Carry Flag |
| SRP | src | Set Register Pointer |
| STOP | — | STOP Mode |
| WDT | — | Watchdog Timer Refresh |

Table 105. Load Instructions

| Mnemonic | Operands | Instruction |
|-----------------|-----------------|---|
| CLR | dst | Clear |
| LD | dst, src | Load |
| LDC | dst, src | Load Constant to/from Program Memory |
| LDCI | dst, src | Load Constant to/from Program Memory and Auto-Increment Addresses |
| LDE | dst, src | Load External Data to/from Data Memory |
| LDEI | dst, src | Load External Data to/from Data Memory and Auto-Increment Addresses |
| LDWX | dst, src | Load Word using Extended Addressing |
| LDX | dst, src | Load using Extended Addressing |
| LEA | dst, X(src) | Load Effective Address |
| POP | dst | Pop |
| POPX | dst | Pop using Extended Addressing |
| PUSH | src | Push |
| PUSHX | src | Push using Extended Addressing |

Table 106. Logical Instructions

| Mnemonic | Operands | Instruction |
|-----------------|-----------------|--|
| AND | dst, src | Logical AND |
| ANDX | dst, src | Logical AND using Extended Addressing |
| COM | dst | Complement |
| OR | dst, src | Logical OR |
| ORX | dst, src | Logical OR using Extended Addressing |
| XOR | dst, src | Logical Exclusive OR |
| XORX | dst, src | Logical Exclusive OR using Extended Addressing |

Table 107. Program Control Instructions

| Mnemonic | Operands | Instruction |
|----------|-----------------|-------------------------------|
| BRK | — | On-Chip Debugger Break |
| BTJ | p, bit, src, DA | Bit Test and Jump |
| BTJNZ | bit, src, DA | Bit Test and Jump if Non-Zero |
| BTJZ | bit, src, DA | Bit Test and Jump if Zero |
| CALL | dst | Call Procedure |
| DJNZ | dst, src, RA | Decrement and Jump Non-Zero |
| IRET | — | Interrupt Return |
| JP | dst | Jump |
| JP cc | dst | Jump Conditional |
| JR | DA | Jump Relative |
| JR cc | DA | Jump Relative Conditional |
| RET | — | Return |
| TRAP | vector | Software Trap |

Table 108. Rotate and Shift Instructions

| Mnemonic | Operands | Instruction |
|----------|----------|----------------------------|
| BSWAP | dst | Bit Swap |
| RL | dst | Rotate Left |
| RLC | dst | Rotate Left through Carry |
| RR | dst | Rotate Right |
| RRC | dst | Rotate Right through Carry |
| SRA | dst | Shift Right Arithmetic |
| SRL | dst | Shift Right Logical |
| SWAP | dst | Swap Nibbles |

eZ8 CPU Instruction Summary

Table 109 on page 165 summarizes the eZ8 CPU instructions. The table identifies the addressing modes employed by the instruction, the effect upon the Flags register, the

number of CPU clock cycles required for the instruction fetch, and the number of CPU clock cycles required for the instruction execution.

Table 109. eZ8 CPU Instruction Summary

| Assembly Mnemonic | Symbolic Operation | Address Mode | | Opcode(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|-------------------|---|--------------|----------------|--------------------|-------|---|---|---|---|---|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| ADC dst, src | $dst \leftarrow dst + src + C$ | r | r | 12 | * | * | * | * | 0 | * | 2 | 3 |
| | | r | lr | 13 | | | | | | | 2 | 4 |
| | | R | R | 14 | | | | | | | 3 | 3 |
| | | R | IR | 15 | | | | | | | 3 | 4 |
| | | R | IM | 16 | | | | | | | 3 | 3 |
| | | IR | IM | 17 | | | | | | | 3 | 4 |
| ADCX dst, src | $dst \leftarrow dst + src + C$ | ER | ER | 18 | * | * | * | * | 0 | * | 4 | 3 |
| | | ER | IM | 19 | | | | | | | 4 | 3 |
| ADD dst, src | $dst \leftarrow dst + src$ | r | r | 02 | * | * | * | * | 0 | * | 2 | 3 |
| | | r | lr | 03 | | | | | | | 2 | 4 |
| | | R | R | 04 | | | | | | | 3 | 3 |
| | | R | IR | 05 | | | | | | | 3 | 4 |
| | | R | IM | 06 | | | | | | | 3 | 3 |
| | | IR | IM | 07 | | | | | | | 3 | 4 |
| ADDX dst, src | $dst \leftarrow dst + src$ | ER | ER | 08 | * | * | * | * | 0 | * | 4 | 3 |
| | | ER | IM | 09 | | | | | | | 4 | 3 |
| AND dst, src | $dst \leftarrow dst \text{ AND } src$ | r | r | 52 | - | * | * | 0 | - | - | 2 | 3 |
| | | r | lr | 53 | | | | | | | 2 | 4 |
| | | R | R | 54 | | | | | | | 3 | 3 |
| | | R | IR | 55 | | | | | | | 3 | 4 |
| | | R | IM | 56 | | | | | | | 3 | 3 |
| | | IR | IM | 57 | | | | | | | 3 | 4 |
| ANDX dst, src | $dst \leftarrow dst \text{ AND } src$ | ER | ER | 58 | - | * | * | 0 | - | - | 4 | 3 |
| | | ER | IM | 59 | | | | | | | 4 | 3 |
| Flags Notation: | * = Value is a function of the result of the operation. | | 0 = Reset to 0 | | | | | | | | | |
| | - = Unaffected | | 1 = Set to 1 | | | | | | | | | |
| | X = Undefined | | | | | | | | | | | |

Table 109. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation | Address Mode | | Opcode(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|----------------------|--|--------------|-----|--------------------|--------------------------------|---|---|---|---|---|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| ATM | Block all interrupt and DMA requests during execution of the next 3 instructions | | | 2F | - | - | - | - | - | - | 1 | 2 |
| BCLR bit, dst | dst[bit] ← 0 | r | | E2 | - | * | * | 0 | - | - | 2 | 2 |
| BIT p, bit, dst | dst[bit] ← p | r | | E2 | - | * | * | 0 | - | - | 2 | 2 |
| BRK | Debugger Break | | | 00 | - | - | - | - | - | - | 1 | 1 |
| BSET bit, dst | dst[bit] ← 1 | r | | E2 | - | * | * | 0 | - | - | 2 | 2 |
| BSWAP dst | dst[7:0] ← dst[0:7] | R | | D5 | X | * | * | 0 | - | - | 2 | 2 |
| BTJ p, bit, src, dst | if src[bit] = p PC ← PC + X | | r | F6 | - | - | - | - | - | - | 3 | 3 |
| | | | lr | F7 | | | | | | | 3 | 4 |
| BTJNZ bit, src, dst | if src[bit] = 1 PC ← PC + X | | r | F6 | - | - | - | - | - | - | 3 | 3 |
| | | | lr | F7 | | | | | | | 3 | 4 |
| BTJZ bit, src, dst | if src[bit] = 0 PC ← PC + X | | r | F6 | - | - | - | - | - | - | 3 | 3 |
| | | | lr | F7 | | | | | | | 3 | 4 |
| CALL dst | SP ← SP - 2 @SP ← PC PC ← dst | IRR | | D4 | - | - | - | - | - | - | 2 | 6 |
| | | DA | | D6 | | | | | | | 3 | 3 |
| CCF | C ← ~C | | | EF | * | - | - | - | - | - | 1 | 2 |
| CLR dst | dst ← 00H | R | | B0 | - | - | - | - | - | - | 2 | 2 |
| | | IR | | B1 | | | | | | | 2 | 3 |
| COM dst | dst ← ~dst | R | | 60 | - | * | * | 0 | - | - | 2 | 2 |
| | | IR | | 61 | | | | | | | 2 | 3 |
| CP dst, src | dst - src | r | r | A2 | * | * | * | * | - | - | 2 | 3 |
| | | r | lr | A3 | | | | | | | 2 | 4 |
| | | R | R | A4 | | | | | | | 3 | 3 |
| | | R | IR | A5 | | | | | | | 3 | 4 |
| | | R | IM | A6 | | | | | | | 3 | 3 |
| | | IR | IM | A7 | | | | | | | 3 | 4 |
| Flags Notation: | * = Value is a function of the result of the operation. - = Unaffected X = Undefined | | | | 0 = Reset to 0 1 = Set to 1 | | | | | | | |

Table 109. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation | Address Mode | | Opcode(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|-------------------|--|--------------|-----|--------------------|--------------------------------|---|---|---|---|---|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| CPC dst, src | dst - src - C | r | r | 1F A2 | * | * | * | * | - | - | 3 | 3 |
| | | r | lr | 1F A3 | | | | | | | 3 | 4 |
| | | R | R | 1F A4 | | | | | | | 4 | 3 |
| | | R | IR | 1F A5 | | | | | | | 4 | 4 |
| | | R | IM | 1F A6 | | | | | | | 4 | 3 |
| | | IR | IM | 1F A7 | | | | | | | 4 | 4 |
| CPCX dst, src | dst - src - C | ER | ER | 1F A8 | * | * | * | * | - | - | 5 | 3 |
| | | ER | IM | 1F A9 | | | | | | | 5 | 3 |
| CPX dst, src | dst - src | ER | ER | A8 | * | * | * | * | - | - | 4 | 3 |
| | | ER | IM | A9 | | | | | | | 4 | 3 |
| DA dst | dst ← DA(dst) | R | | 40 | * | * | * | X | - | - | 2 | 2 |
| | | IR | | 41 | | | | | | | 2 | 3 |
| DEC dst | dst ← dst - 1 | R | | 30 | - | * | * | * | - | - | 2 | 2 |
| | | IR | | 31 | | | | | | | 2 | 3 |
| DECW dst | dst ← dst - 1 | RR | | 80 | - | * | * | * | - | - | 2 | 5 |
| | | IRR | | 81 | | | | | | | 2 | 6 |
| DI | IRQCTL[7] ← 0 | | | 8F | - | - | - | - | - | - | 1 | 2 |
| DJNZ dst, RA | dst ← dst - 1 if dst ≠ 0 PC ← PC + X | r | | 0A-FA | - | - | - | - | - | - | 2 | 3 |
| EI | IRQCTL[7] ← 1 | | | 9F | - | - | - | - | - | - | 1 | 2 |
| HALT | HALT Mode | | | 7F | - | - | - | - | - | - | 1 | 2 |
| INC dst | dst ← dst + 1 | R | | 20 | - | * | * | - | - | - | 2 | 2 |
| | | IR | | 21 | | | | | | | 2 | 3 |
| | | r | | 0E-FE | | | | | | | 1 | 2 |
| INCW dst | dst ← dst + 1 | RR | | A0 | - | * | * | * | - | - | 2 | 5 |
| | | IRR | | A1 | | | | | | | 2 | 6 |
| Flags Notation: | * = Value is a function of the result of the operation. - = Unaffected X = Undefined | | | | 0 = Reset to 0 1 = Set to 1 | | | | | | | |

Table 109. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation | Address Mode | | Opcode(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|-------------------|---|--------------|------|--------------------|----------------|---|---|---|---|--------------|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| IRET | $FLAGS \leftarrow @SP$ $SP \leftarrow SP + 1$ $PC \leftarrow @SP$ $SP \leftarrow SP + 2$ $IRQCTL[7] \leftarrow 1$ | | | BF | * | * | * | * | * | * | 1 | 5 |
| JP dst | $PC \leftarrow dst$ | DA | | 8D | - | - | - | - | - | - | 3 | 2 |
| | | IRR | | C4 | | | | | | | 2 | 3 |
| JP cc, dst | if cc is true $PC \leftarrow dst$ | DA | | 0D-FD | - | - | - | - | - | - | 3 | 2 |
| JR dst | $PC \leftarrow PC + X$ | DA | | 8B | - | - | - | - | - | - | 2 | 2 |
| JR cc, dst | if cc is true $PC \leftarrow PC + X$ | DA | | 0B-FB | - | - | - | - | - | - | 2 | 2 |
| LD dst, rc | $dst \leftarrow src$ | r | IM | 0C-FC | - | - | - | - | - | - | 2 | 2 |
| | | r | X(r) | C7 | | | | | | | 3 | 3 |
| | | X(r) | r | D7 | | | | | | | 3 | 4 |
| | | r | lr | E3 | | | | | | | 2 | 3 |
| | | R | R | E4 | | | | | | | 3 | 2 |
| | | R | IR | E5 | | | | | | | 3 | 4 |
| | | R | IM | E6 | | | | | | | 3 | 2 |
| | | IR | IM | E7 | | | | | | | 3 | 3 |
| | | lr | r | F3 | | | | | | | 2 | 3 |
| | | IR | R | F5 | | | | | | | 3 | 3 |
| LDC dst, src | $dst \leftarrow src$ | r | lrr | C2 | - | - | - | - | - | - | 2 | 5 |
| | | lr | lrr | C5 | | | | | | | 2 | 9 |
| | | lrr | r | D2 | | | | | | | 2 | 5 |
| LDCI dst, src | $dst \leftarrow src$ $r \leftarrow r + 1$ $rr \leftarrow rr + 1$ | lr | lrr | C3 | - | - | - | - | - | - | 2 | 9 |
| | | lrr | lr | D3 | | | | | | | 2 | 9 |
| LDE dst, src | $dst \leftarrow src$ | r | lrr | 82 | - | - | - | - | - | - | 2 | 5 |
| | | lrr | r | 92 | | | | | | | 2 | 5 |
| Flags Notation: | * = Value is a function of the result of the operation. - = Unaffected X = Undefined | | | | 0 = Reset to 0 | | | | | 1 = Set to 1 | | |

Table 109. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation | Address Mode | | Opcode(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|-------------------|---|--------------|-------|--------------------|-------|---|---|---|---|---|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| LDEI dst, src | dst ← src r ← r + 1 rr ← rr + 1 | lr | lrr | 83 | - | - | - | - | - | - | 2 | 9 |
| | | lrr | lr | 93 | | | | | | | 2 | 9 |
| LDWX dst, src | dst ← src | ER | ER | 1FE8 | - | - | - | - | - | - | 5 | 4 |
| LDX dst, src | dst ← src | r | ER | 84 | - | - | - | - | - | - | 3 | 2 |
| | | lr | ER | 85 | | | | | | | 3 | 3 |
| | | R | IRR | 86 | | | | | | | 3 | 4 |
| | | IR | IRR | 87 | | | | | | | 3 | 5 |
| | | r | X(rr) | 88 | | | | | | | 3 | 4 |
| | | X(rr) | r | 89 | | | | | | | 3 | 4 |
| | | ER | r | 94 | | | | | | | 3 | 2 |
| | | ER | lr | 95 | | | | | | | 3 | 3 |
| | | IRR | R | 96 | | | | | | | 3 | 4 |
| | | IRR | IR | 97 | | | | | | | 3 | 5 |
| | | ER | ER | E8 | | | | | | | 4 | 2 |
| | | ER | IM | E9 | | | | | | | 4 | 2 |
| LEA dst, X(src) | dst ← src + X | r | X(r) | 98 | - | - | - | - | - | - | 3 | 3 |
| | | rr | X(rr) | 99 | | | | | | | 3 | 5 |
| MULT dst | dst[15:0] ← dst[15:8] * dst[7:0] | RR | | F4 | - | - | - | - | - | - | 2 | 8 |
| NOP | No operation | | | 0F | - | - | - | - | - | - | 1 | 2 |
| OR dst, src | dst ← dst OR src | r | r | 42 | - | * | * | 0 | - | - | 2 | 3 |
| | | r | lr | 43 | | | | | | | 2 | 4 |
| | | R | R | 44 | | | | | | | 3 | 3 |
| | | R | IR | 45 | | | | | | | 3 | 4 |
| | | R | IM | 46 | | | | | | | 3 | 3 |
| | | IR | IM | 47 | | | | | | | 3 | 4 |
| ORX dst, src | dst ← dst OR src | ER | ER | 48 | - | * | * | 0 | - | - | 4 | 3 |
| | | ER | IM | 49 | | | | | | | 4 | 3 |
| Flags Notation: | * = Value is a function of the result of the operation. | | | 0 = Reset to 0 | | | | | | | | |
| | - = Unaffected | | | 1 = Set to 1 | | | | | | | | |
| | X = Undefined | | | | | | | | | | | |

Table 109. eZ8 CPU Instruction Summary (Continued)





| Assembly Mnemonic | Symbolic Operation | Address Mode | | Opcode(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|-------------------|---|--------------|-----|--------------------|----------------|---|---|---|---|---|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| POP dst | dst ← @SP SP ← SP + 1 | R | | 50 | - | - | - | - | - | - | 2 | 2 |
| | | IR | | 51 | | | | | | | 2 | 3 |
| POPX dst | dst ← @SP SP ← SP + 1 | ER | | D8 | - | - | - | - | - | - | 3 | 2 |
| PUSH src | SP ← SP - 1 @SP ← src | R | | 70 | - | - | - | - | - | - | 2 | 2 |
| | | IR | | 71 | | | | | | | 2 | 3 |
| | | IM | | IF70 | | | | | | | 3 | 2 |
| PUSHX src | SP ← SP - 1 @SP ← src | ER | | C8 | - | - | - | - | - | - | 3 | 2 |
| RCF | C ← 0 | | | CF | 0 | - | - | - | - | - | 1 | 2 |
| RET | PC ← @SP SP ← SP + 2 | | | AF | - | - | - | - | - | - | 1 | 4 |
| RL dst |  | R | | 90 | * | * | * | * | - | - | 2 | 2 |
| | | IR | | 91 | | | | | | | 2 | 3 |
| RLC dst |  | R | | 10 | * | * | * | * | - | - | 2 | 2 |
| | | IR | | 11 | | | | | | | 2 | 3 |
| RR dst |  | R | | E0 | * | * | * | * | - | - | 2 | 2 |
| | | IR | | E1 | | | | | | | 2 | 3 |
| RRC dst |  | R | | C0 | * | * | * | * | - | - | 2 | 2 |
| | | IR | | C1 | | | | | | | 2 | 3 |
| Flags Notation: | * = Value is a function of the result of the operation. | | | | 0 = Reset to 0 | | | | | | | |
| | - = Unaffected | | | | 1 = Set to 1 | | | | | | | |
| | X = Undefined | | | | | | | | | | | |

Table 109. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation | Address Mode | | Opcode(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|-------------------|---|--------------|-----|--------------------|----------------|---|---|---|---|---|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| SBC dst, src | $dst \leftarrow dst - src - C$ | r | r | 32 | * | * | * | * | 1 | * | 2 | 3 |
| | | r | lr | 33 | | | | | | | 2 | 4 |
| | | R | R | 34 | | | | | | | 3 | 3 |
| | | R | IR | 35 | | | | | | | 3 | 4 |
| | | R | IM | 36 | | | | | | | 3 | 3 |
| | | IR | IM | 37 | | | | | | | 3 | 4 |
| SBCX dst, src | $dst \leftarrow dst - src - C$ | ER | ER | 38 | * | * | * | * | 1 | * | 4 | 3 |
| | | ER | IM | 39 | | | | | | | 4 | 3 |
| SCF | $C \leftarrow 1$ | | | DF | 1 | - | - | - | - | - | 1 | 2 |
| SRA dst | | R | | D0 | * | * | * | 0 | - | - | 2 | 2 |
| | | IR | | D1 | | | | | | | 2 | 3 |
| SRL dst | | R | | 1F C0 | * | * | 0 | * | - | - | 3 | 2 |
| | | IR | | 1F C1 | | | | | | | 3 | 3 |
| SRP src | $RP \leftarrow src$ | | IM | 01 | - | - | - | - | - | - | 2 | 2 |
| STOP | STOP Mode | | | 6F | - | - | - | - | - | - | 1 | 2 |
| SUB dst, src | $dst \leftarrow dst - src$ | r | r | 22 | * | * | * | * | 1 | * | 2 | 3 |
| | | r | lr | 23 | | | | | | | 2 | 4 |
| | | R | R | 24 | | | | | | | 3 | 3 |
| | | R | IR | 25 | | | | | | | 3 | 4 |
| | | R | IM | 26 | | | | | | | 3 | 3 |
| | | IR | IM | 27 | | | | | | | 3 | 4 |
| SUBX dst, src | $dst \leftarrow dst - src$ | ER | ER | 28 | * | * | * | * | 1 | * | 4 | 3 |
| | | ER | IM | 29 | | | | | | | 4 | 3 |
| SWAP dst | $dst[7:4] \leftrightarrow dst[3:0]$ | R | | F0 | X | * | * | X | - | - | 2 | 2 |
| | | IR | | F1 | | | | | | | 2 | 3 |
| Flags Notation: | * = Value is a function of the result of the operation. | | | | 0 = Reset to 0 | | | | | | | |
| | - = Unaffected | | | | 1 = Set to 1 | | | | | | | |
| | X = Undefined | | | | | | | | | | | |

Table 109. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation | Address Mode | | Opcode(s) (Hex) | Flags | | | | | | Fetch Cycles | Instr. Cycles |
|-------------------|--|--------------|--------|--------------------|--------------------------------|---|---|---|---|---|--------------|---------------|
| | | dst | src | | C | Z | S | V | D | H | | |
| TCM dst, src | (NOT dst) AND src | r | r | 62 | - | * | * | 0 | - | - | 2 | 3 |
| | | r | lr | 63 | | | | | | | 2 | 4 |
| | | R | R | 64 | | | | | | | 3 | 3 |
| | | R | IR | 65 | | | | | | | 3 | 4 |
| | | R | IM | 66 | | | | | | | 3 | 3 |
| | | IR | IM | 67 | | | | | | | 3 | 4 |
| TCMX dst, src | (NOT dst) AND src | ER | ER | 68 | - | * | * | 0 | - | - | 4 | 3 |
| | | ER | IM | 69 | | | | | | | 4 | 3 |
| TM dst, src | dst AND src | r | r | 72 | - | * | * | 0 | - | - | 2 | 3 |
| | | r | lr | 73 | | | | | | | 2 | 4 |
| | | R | R | 74 | | | | | | | 3 | 3 |
| | | R | IR | 75 | | | | | | | 3 | 4 |
| | | R | IM | 76 | | | | | | | 3 | 3 |
| | | IR | IM | 77 | | | | | | | 3 | 4 |
| TMX dst, src | dst AND src | ER | ER | 78 | - | * | * | 0 | - | - | 4 | 3 |
| | | ER | IM | 79 | | | | | | | 4 | 3 |
| TRAP Vector | SP ← SP - 2 @SP ← PC SP ← SP - 1 @SP ← FLAGS PC ← @Vector | | Vector | F2 | - | - | - | - | - | - | 2 | 6 |
| WDT | | | | 5F | - | - | - | - | - | - | 1 | 2 |
| XOR dst, src | dst ← dst XOR src | r | r | B2 | - | * | * | 0 | - | - | 2 | 3 |
| | | r | lr | B3 | | | | | | | 2 | 4 |
| | | R | R | B4 | | | | | | | 3 | 3 |
| | | R | IR | B5 | | | | | | | 3 | 4 |
| | | R | IM | B6 | | | | | | | 3 | 3 |
| | | IR | IM | B7 | | | | | | | 3 | 4 |
| XORX dst, src | dst ← dst XOR src | ER | ER | B8 | - | * | * | 0 | - | - | 4 | 3 |
| | | ER | IM | B9 | | | | | | | 4 | 3 |
| Flags Notation: | * = Value is a function of the result of the operation. - = Unaffected X = Undefined | | | | 0 = Reset to 0 1 = Set to 1 | | | | | | | |

Opcode Maps

A description of the opcode map data and the abbreviations are provided in [Figure 25](#). [Figure 26](#) on page 175 and [Figure 27](#) on page 176 provide information about each of the eZ8 CPU instructions. [Table 110](#) on page 174 lists opcode map abbreviations.




Figure 25. Opcode Map Cell Description

Table 110. Opcode Map Abbreviations

| Abbreviation | Description | Abbreviation | Description |
|---------------------|------------------------------------|---|------------------------|
| b | Bit position | IRR | Indirect Register Pair |
| cc | Condition code | p | Polarity (0 or 1) |
| X | 8-bit signed index or displacement | r | 4-bit Working Register |
| DA | Destination address | R | 8-bit register |
| ER | Extended Addressing register | r1, R1, lr1, lrr1, IR1, rr1, RR1, IRR1, ER1 | Destination address |
| IM | Immediate data value | r2, R2, lr2, lrr2, IR2, rr2, RR2, IRR2, ER2 | Source address |
| lr | Indirect Working Register | RA | Relative |
| IR | Indirect register | rr | Working Register Pair |
| lrr | Indirect Working Register Pair | RR | Register Pair |

| | | Lower Nibble (Hex) | | | | | | | | | | | | | | | | |
|--------------------|---|---------------------------|----------------------------|------------------------------|-------------------------------|-----------------------------|------------------------------|-------------------------------|--------------------------------|-------------------------------|--------------------------------|----------------------------|--------------------------|---------------------------|---------------------------|-------------------------|-------------------|--------------------------|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | |
| Upper Nibble (Hex) | 0 | 1.1 BRK | 2.2 SRP IM | 2.3 ADD r1,r2 | 2.4 ADD r1,lr2 | 3.3 ADD R2,R1 | 3.4 ADD IR2,R1 | 3.3 ADD R1,IM | 3.4 ADD IR1,IM | 4.3 ADDX ER2,ER1 | 4.3 ADDX IM,ER1 | 2.3 DJNZ r1,X | 2.2 JR cc,X | 2.2 LD r1,IM | 3.2 JP cc,DA | 1.2 INC r1 | 1.2 NOP | |
| | 1 | 2.2 RLC R1 | 2.3 RLC IR1 | 2.3 ADC r1,r2 | 2.4 ADC r1,lr2 | 3.3 ADC R2,R1 | 3.4 ADC IR2,R1 | 3.3 ADC R1,IM | 3.4 ADC IR1,IM | 4.3 ADCX ER2,ER1 | 4.3 ADCX IM,ER1 | | | | | | | See 2nd Opcode Map |
| | 2 | 2.2 INC R1 | 2.3 INC IR1 | 2.3 SUB r1,r2 | 2.4 SUB r1,lr2 | 3.3 SUB R2,R1 | 3.4 SUB IR2,R1 | 3.3 SUB R1,IM | 3.4 SUB IR1,IM | 4.3 SUBX ER2,ER1 | 4.3 SUBX IM,ER1 | | | | | | | |
| | 3 | 2.2 DEC R1 | 2.3 DEC IR1 | 2.3 SBC r1,r2 | 2.4 SBC r1,lr2 | 3.3 SBC R2,R1 | 3.4 SBC IR2,R1 | 3.3 SBC R1,IM | 3.4 SBC IR1,IM | 4.3 SBCX ER2,ER1 | 4.3 SBCX IM,ER1 | | | | | | | |
| | 4 | 2.2 DA R1 | 2.3 DA IR1 | 2.3 OR r1,r2 | 2.4 OR r1,lr2 | 3.3 OR R2,R1 | 3.4 OR IR2,R1 | 3.3 OR R1,IM | 3.4 OR IR1,IM | 4.3 ORX ER2,ER1 | 4.3 ORX IM,ER1 | | | | | | | |
| | 5 | 2.2 POP R1 | 2.3 POP IR1 | 2.3 AND r1,r2 | 2.4 AND r1,lr2 | 3.3 AND R2,R1 | 3.4 AND IR2,R1 | 3.3 AND R1,IM | 3.4 AND IR1,IM | 4.3 ANDX ER2,ER1 | 4.3 ANDX IM,ER1 | | | | | | | 1.2 WDT |
| | 6 | 2.2 COM R1 | 2.3 COM IR1 | 2.3 TCM r1,r2 | 2.4 TCM r1,lr2 | 3.3 TCM R2,R1 | 3.4 TCM IR2,R1 | 3.3 TCM R1,IM | 3.4 TCM IR1,IM | 4.3 TCMX ER2,ER1 | 4.3 TCMX IM,ER1 | | | | | | | 1.2 STOP |
| | 7 | 2.2 PUSH R2 | 2.3 PUSH IR2 | 2.3 TM r1,r2 | 2.4 TM r1,lr2 | 3.3 TM R2,R1 | 3.4 TM IR2,R1 | 3.3 TM R1,IM | 3.4 TM IR1,IM | 4.3 TMX ER2,ER1 | 4.3 TMX IM,ER1 | | | | | | | 1.2 HALT |
| | 8 | 2.5 DECW RR1 | 2.6 DECW IRR1 | 2.5 LDE r1,lr2 | 2.9 LDEI lr1,lr2 | 3.2 LDX r1,ER2 | 3.3 LDX lr1,ER2 | 3.4 LDX IRR2,R1 | 3.5 LDX IRR2,IR1 | 3.4 LDX r1,rr2,X | 3.4 LDX rr1,rr2,X | | | | | | | 1.2 DI |
| | 9 | 2.2 RL R1 | 2.3 RL IR1 | 2.5 LDE r2,lr1 | 2.9 LDEI lr2,lr1 | 3.2 LDX r2,ER1 | 3.3 LDX lr2,ER1 | 3.4 LDX R2,IRR1 | 3.5 LDX IR2,IRR1 | 3.3 LEA r1,rr2,X | 3.5 LEA rr1,rr2,X | | | | | | | 1.2 EI |
| | A | 2.5 INCW RR1 | 2.6 INCW IRR1 | 2.3 CP r1,r2 | 2.4 CP r1,lr2 | 3.3 CP R2,R1 | 3.4 CP IR2,R1 | 3.3 CP R1,IM | 3.4 CP IR1,IM | 4.3 CPX ER2,ER1 | 4.3 CPX IM,ER1 | | | | | | | 1.4 RET |
| | B | 2.2 CLR R1 | 2.3 CLR IR1 | 2.3 XOR r1,r2 | 2.4 XOR r1,lr2 | 3.3 XOR R2,R1 | 3.4 XOR IR2,R1 | 3.3 XOR R1,IM | 3.4 XOR IR1,IM | 4.3 XORX ER2,ER1 | 4.3 XORX IM,ER1 | | | | | | | 1.5 IRET |
| | C | 2.2 RRC R1 | 2.3 RRC IR1 | 2.5 LDC r1,lr2 | 2.9 LDCI lr1,lr2 | 2.3 JP IRR1 | 2.9 LDC lr1,lr2 | | 3.4 LD r1,rr2,X | 3.2 PUSHX ER2 | | | | | | | | 1.2 RCF |
| | D | 2.2 SRA R1 | 2.3 SRA IR1 | 2.5 LDC r2,lr1 | 2.9 LDCI lr2,lr1 | 2.6 CALL IRR1 | 2.2 BSWAP R1 | 3.3 CALL DA | 3.4 LD r2,r1,X | 3.2 POPX ER1 | | | | | | | | 1.2 SCF |
| | E | 2.2 RR R1 | 2.3 RR IR1 | 2.5 BIT p,b,r1 | 2.3 LD r1,lr2 | 3.2 LD R2,R1 | 3.3 LD IR2,R1 | 3.2 LD R1,IM | 3.3 LD IR1,IM | 4.2 LDX ER2,ER1 | 4.2 LDX IM,ER1 | | | | | | | 1.2 CCF |
| | F | 2.2 SWAP R1 | 2.3 SWAP IR1 | 2.6 TRAP Vector | 2.3 LD lr1,r2 | 2.8 MULT RR1 | 3.3 LD R2,IR1 | 3.3 BTJ p,b,r1,X | 3.4 BTJ p,b,lr1,X | | | | | | | | | |

Figure 26. First Opcode Map

| | | Lower Nibble (Hex) | | | | | | | | | | | | | | | |
|---|-------------------|--------------------|---------------------|----------------------|---------------------|----------------------|---------------------|----------------------|------------------------|-------------------------|---|---|---|---|---|---|---|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0 | | | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | | | |
| 7 | 3.2 PUSH IM | | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | | | |
| 9 | | | | | | | | | | | | | | | | | |
| A | | | 3.3 CPC r1,r2 | 3.4 CPC r1,lr2 | 4.3 CPC R2,R1 | 4.4 CPC IR2,R1 | 4.3 CPC R1,IM | 4.4 CPC IR1,IM | 5.3 CPCX ER2,ER1 | 5.3 CPCX IM,ER1 | | | | | | | |
| B | | | | | | | | | | | | | | | | | |
| C | 3.2 SRL R1 | 3.3 SRL IR1 | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | | | |
| E | | | | | | | | | | 5, 4 LDWX ER2,ER1 | | | | | | | |
| F | | | | | | | | | | | | | | | | | |

Figure 27. Second Opcode Map after 1FH

Electrical Characteristics

The data in this chapter is pre-qualification and pre-characterization and is subject to change. Additional electrical characteristics may be found in the individual chapters.

Absolute Maximum Ratings

Stresses greater than those listed in [Table 111](#) may cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, tie unused inputs to one of the supply voltages (V_{DD} or V_{SS}).

Table 111. Absolute Maximum Ratings

| Parameter | Minimum | Maximum | Units | Notes |
|---|---------|---------|-------|-------|
| Ambient temperature under bias | 0 | +105 | °C | |
| Storage temperature | -65 | +150 | °C | |
| Voltage on any pin with respect to V_{SS} | -0.3 | +5.5 | V | |
| Voltage on V_{DD} pin with respect to V_{SS} | -0.3 | +3.6 | V | |
| Maximum current on input and/or inactive output pin | -5 | +5 | μA | |
| Maximum output current from active output pin | -25 | +25 | mA | |
| 20-pin Packages Maximum Ratings at 0 °C to 70 °C | | | | |
| Total power dissipation | | 430 | mW | |
| Maximum current into V_{DD} or out of V_{SS} | | 120 | mA | |
| 28-pin Packages Maximum Ratings at 0 °C to 70 °C | | | | |
| Total power dissipation | | 450 | mW | |
| Maximum current into V_{DD} or out of V_{SS} | | 125 | mA | |

DC Characteristics

Table 112 lists the DC characteristics of the Z8 Encore! F083A Series products. All voltages are referenced to V_{SS} , the primary system ground.

Table 112. DC Characteristics

| Symbol | Parameter | $T_A = 0\text{ °C to }+70\text{ °C}$ | | | $T_A = -40\text{ °C to }+105\text{ °C}$ | | | Units | Conditions |
|-----------|---------------------------|--------------------------------------|-----|-----|---|-----|--------------------|---------------|--|
| | | Min | Typ | Max | Min | Typ | Max | | |
| V_{DD} | Supply Voltage | | | | 2.7 | – | 3.6 | V | power supply noise not to exceed 100 mV Peak to Peak |
| V_{IL1} | Low Level Input Voltage | | | | -0.3 | – | $0.3 \cdot V_{DD}$ | V | For all input pins except $\overline{\text{RESET}}$. |
| V_{IL2} | Low Level Input Voltage | | | | -0.3 | – | 0.8 | V | For $\overline{\text{RESET}}$. |
| V_{IH1} | High Level Input Voltage | | | | 2.0 | – | 5.5 | V | For all input pins without analog or oscillator function. |
| V_{IH2} | High Level Input Voltage | | | | 2.0 | – | $V_{DD} + 0.3$ | V | For those pins with analog or oscillator function. |
| V_{OL1} | Low Level Output Voltage | | | | – | – | 0.4 | V | $I_{OL} = 2\text{ mA}$; $V_{DD} = 3.0\text{ V}$ High Output Drive disabled. |
| V_{OH1} | High Level Output Voltage | | | | 2.4 | – | – | V | $I_{OH} = -2\text{ mA}$; $V_{DD} = 3.0\text{ V}$ High Output Drive disabled. |
| V_{OL2} | Low Level Output Voltage | | | | – | – | 0.6 | V | $I_{OL} = 20\text{ mA}$; $V_{DD} = 3.3\text{ V}$ High Output Drive enabled. |
| V_{OH2} | High Level Output Voltage | | | | 2.4 | – | – | V | $I_{OH} = -20\text{ mA}$; $V_{DD} = 3.3\text{ V}$ High Output Drive enabled. |
| I_{IL} | Input Leakage Current | | | | -5 | – | +5 | μA | $V_{DD} = 3.6\text{ V}$; $V_{IN} = V_{DD}$ or V_{SS}^1 |

Table 112. DC Characteristics (Continued)

| Symbol | Parameter | T _A = 0 °C to +70 °C | | | T _A = -40 °C to +105 °C | | | Units | Conditions |
|---|-------------------------------|---------------------------------|-----|-----|------------------------------------|------------------|------|-------|---|
| | | Min | Typ | Max | Min | Typ | Max | | |
| I _{TL} | Tristate Leakage Current | | | | -5 | – | +5 | μA | V _{DD} = 3.6 V |
| I _{LED} | Controlled Current Drive | | | | 1.5 | 3 | 4.5 | mA | See GPIO section on LED description |
| | | | | | 2.8 | 7 | 10.5 | mA | |
| | | | | | 7.8 | 13 | 19.5 | mA | |
| | | | | | 12 | 20 | 30 | mA | |
| C _{PAD} | GPIO Port Pad Capacitance | | | | – | 8.0 ² | – | pF | TBD |
| C _{XIN} | XIN Pad Capacitance | | | | – | 8.0 ² | – | pF | TBD |
| C _{XOUT} | XOUT Pad Capacitance | | | | – | 9.5 ² | – | pF | TBD |
| I _{PU} | Weak Pull-up Current | | | | 50 | 120 | 220 | μA | V _{DD} = 2.7 - 3.6 V |
| ICC | Supply Current in ACTIVE Mode | | | | | 8 | | mA | V _{DD} = 2.7 - 3.6 V ^{3,4} |
| ICCH | Supply Current in HALT Mode | | | | | 2 | | mA | V _{DD} = 2.7 - 3.6 V ^{3,4} |
| ICCS | Supply Current in STOP Mode | | | 2 | | | 8 | μA | Without Watchdog Timer running ^{3,4} |
| <p>¹ This condition excludes all pins that have on-chip pull-ups, when driven Low.</p> <p>² These values are provided for design guidance only and are not tested in production.</p> <p>³ See Figure 28 on page 180 for HALT mode current and Figure 29 on page 181 for ACTIVE (normal) mode current. The typical values are taken from the chart at 20 MHz.</p> <p>⁴ Inputs are at V_{DD}, AV_{DD}, V_{SS}, or AV_{SS} power rails and outputs are floating. Pull-up enabled inputs are driven to V_{DD} or floating.</p> <p>⁵ Typicals are at 3.3 V and 27 °C.</p> | | | | | | | | | |

Figure 28 displays the typical current consumption while operating at 25 °C, 3.3 V, versus the system clock frequency in HALT mode.




Figure 28. ICC Versus System Clock Frequency (HALT mode)

Figure 29 displays the typical current consumption versus the system clock frequency in NORMAL mode.




Figure 29. ICC Versus System Clock Frequency (NORMAL mode)

AC Characteristics

The section provides information about the AC characteristics and timing. All AC timing information assumes a standard load of 50 pF on all outputs.

Table 113. AC Characteristics

| Symbol | Parameter | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $T_A = 0\text{ °C to }+70\text{ °C}$ | | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $T_A = -40\text{ °C to }+105\text{ °C}$ | | Units | Conditions |
|---------------------|---|---|-----|--|-------|-------|--|
| | | Min | Max | Min | Max | | |
| F _{SYSCLK} | System Clock Frequency | | | – | 20.0 | MHz | Read-only from Flash memory |
| | | | | 0.032768 | 20.0 | MHz | Program or erasure of the Flash memory |
| F _{XTAL} | Crystal Oscillator Frequency | | | 1.0 | 20.0 | MHz | System clock frequencies below the crystal oscillator minimum require an external clock driver |
| F _{IPO} | Internal Precision Oscillator Frequency | | | 0.119 | 20 | MHz | Oscillator is not adjustable over the entire range. You can select Min or Max value only. |
| F _{IPO} | Internal Precision Oscillator Frequency | | | 19.2 | 20.8 | MHz | High speed with trimming |
| F _{IPO} | Internal Precision Oscillator Frequency | | | 15.0 | 25.0 | MHz | High speed without trimming |
| F _{IPO} | Internal Precision Oscillator Frequency | | | 114.2 | 123.8 | kHz | Low speed with trimming |
| F _{IPO} | Internal Precision Oscillator Frequency | | | 89 | 149 | kHz | Low speed without trimming |
| T _{XIN} | System Clock Period | | | 50 | – | ns | T _{CLK} = 1/F _{sysclk} |
| T _{XINH} | System Clock High Time | | | 20 | 30 | ns | T _{CLK} = 50 ns |
| T _{XINL} | System Clock Low Time | | | 20 | 30 | ns | T _{CLK} = 50 ns |
| T _{XINR} | System Clock Rise Time | | | – | 3 | ns | T _{CLK} = 50 ns |
| T _{XINF} | System Clock Fall Time | | | – | 3 | ns | T _{CLK} = 50 ns |

Table 113. AC Characteristics (Continued)

| Symbol | Parameter | $V_{DD} = 2.7\text{ V to } 3.6\text{ V}$ $T_A = 0\text{ °C to } +70\text{ °C}$ | | $V_{DD} = 2.7\text{ V to } 3.6\text{ V}$ $T_A = -40\text{ °C to } +105\text{ °C}$ | | Units | Conditions |
|---------------|--|---|-----|--|--------|---------------|---------------------------|
| | | Min | Max | Min | Max | | |
| $T_{XTALSET}$ | Crystal Oscillator Setup Time | | | – | 30,000 | cycle | Crystal oscillator cycles |
| T_{IPOSET} | Internal Precision Oscillator Startup Time | | | – | 25 | μs | Startup time after enable |
| T_{WDTSET} | WDT Startup Time | | | – | 50 | μs | Startup time after reset |

On-Chip Peripheral AC and DC Electrical Characteristics

Table 114. Power-On Reset and Voltage Brownout Electrical Characteristics and Timing

| Symbol | Parameter | $T_A = 0\text{ °C to }+70\text{ °C}$ | | | $T_A = -40\text{ °C to }+105\text{ °C}$ | | | Units | Conditions |
|-----------|---|--------------------------------------|-----|-----|---|------------------|------|---------|--|
| | | Min | Typ | Max | Min | Typ ¹ | Max | | |
| V_{POR} | POR Voltage Threshold | | | | 2.20 | 2.45 | 2.70 | V | $V_{DD} = V_{POR}$ (default VBO trim) |
| V_{VBO} | Voltage Brownout Reset Voltage Threshold | | | | 2.15 | 2.40 | 2.65 | V | $V_{DD} = V_{VBO}$ (default VBO trim) |
| | V_{POR} to V_{VBO} hysteresis | | | | | 50 | 75 | mV | |
| | Starting V_{DD} voltage to ensure valid POR. | | | | – | V_{SS} | – | V | |
| T_{ANA} | POR Analog Delay | | | | – | 50 | – | μ s | $V_{DD} > V_{POR}$; T_{POR} Digital Reset delay follows T_{ANA} |
| T_{POR} | POR Digital Delay | | | | TBD | 13 | TBD | μ s | 66 Internal Precision Oscillator cycles |
| T_{POR} | POR Digital Delay | | | | TBD | 8 | TBD | ms | 5000 Internal Precision Oscillator cycles |
| T_{SMR} | Stop Mode Recovery with crystal oscillator disabled | | | | TBD | 13 | TBD | μ s | 66 Internal Precision Oscillator cycles |

Note: 1 Data in the typical column is from characterization at 3.3 V and 0 °C. These values are provided for design guidance only and are not tested in production.

**Table 114. Power-On Reset and Voltage Brownout Electrical Characteristics and Timing
(Continued)**

| Symbol | Parameter | T _A = 0 °C to +70 °C | | | T _A = -40 °C to +105 °C | | | Units | Conditions |
|-------------------|---|---------------------------------|-----|-----|------------------------------------|------------------|-----|-------|---|
| | | Min | Typ | Max | Min | Typ ¹ | Max | | |
| T _{SMR} | Stop Mode Recovery with crystal oscillator enabled | | | | TBD | 8 | TBD | ms | 5000 Internal Precision Oscillator cycles |
| T _{VBO} | Voltage Brownout Pulse Rejection Period | | | | – | 10 | – | μs | V _{DD} < V _{VBO} to generate a Reset. |
| T _{RAMP} | Time for V _{DD} to transition from V _{SS} to V _{POR} to ensure valid Reset | | | | 0.10 | – | 100 | ms | |

Note: 1 Data in the typical column is from characterization at 3.3 V and 0 °C. These values are provided for design guidance only and are not tested in production.

Table 115. Flash Memory Electrical Characteristics and Timing

| Parameter | V _{DD} = 2.7 V to 3.6 V T _A = 0 °C to +70 °C | | | V _{DD} = 2.7 V to 3.6 V T _A = -40 °C to +105 °C | | | Units | Notes |
|--|---|-----|-----|--|-----|-----|--------|--|
| | Min | Typ | Max | Min | Typ | Max | | |
| Flash Byte Read Time | | | | 50 | – | – | ns | |
| Flash Byte Program Time | | | | 20 | – | – | µs | |
| Flash Page Erase Time | | | | 50 | – | – | ms | |
| Flash Mass Erase Time | | | | 50 | – | – | ms | |
| Writes to Single Address Before Next Erase | | | | – | – | 2 | | |
| Flash Row Program Time | | | | – | – | 8 | ms | Cumulative program time for single row cannot exceed limit before next erase. This parameter is only an issue when bypassing the Flash Controller. |
| Data Retention | | | | 10 | – | – | years | 25 °C |
| Endurance | | | | 10,000 | – | – | cycles | Program/erase cycles |

Table 116. Watchdog Timer Electrical Characteristics and Timing

| Symbol | Parameter | V _{DD} = 2.7 V to 3.6 V T _A = 0 °C to +70 °C | | | V _{DD} = 2.7 V to 3.6 V T _A = -40 °C to +105 °C | | | Units | Conditions |
|------------------|--------------------------|---|-----|-----|--|-----|-----|-------|------------|
| | | Min | Typ | Max | Min | Typ | Max | | |
| | Active power consumption | | | | | 2 | 3 | μA | |
| F _{WDT} | WDT oscillator frequency | | | | 2.5 | 5 | 7.5 | kHz | |

Table 117. Non-Volatile Data Storage

| Parameter | V _{DD} = 2.7 V to 3.6 V T _A = 0 °C to +70 °C | | | V _{DD} = 2.7 V to 3.6 V T _A = -40 °C to +105 °C | | | Units | Notes |
|------------------------|---|-----|-----|--|-----|-----|--------|---|
| | Min | Typ | Max | Min | Typ | Max | | |
| NVDS Byte Read Time | | | | 71 | – | 258 | μs | With system clock at 20 MHz |
| NVDS Byte Program Time | | | | 126 | – | 136 | μs | With system clock at 20 MHz |
| Data Retention | | | | 10 | – | – | years | 25 °C |
| Endurance | | | | 100,000 | – | – | cycles | Cumulative write cycles for entire memory |

► **Note:** For every 200 writes, a maintenance operation is necessary. In this rare occurrence, the write takes up to 58 ms to complete.

Table 118. Analog-to-Digital Converter Electrical Characteristics and Timing

| Symbol | Parameter | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $T_A = 0\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$ | | | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ | | | Units | Conditions |
|-----------------|--|---|-----|-----|--|------------|----------------|------------------|--|
| | | Min | Typ | Max | Min | Typ | Max | | |
| N | Resolution | | | | – | 10 | – | bits | |
| DNL | Differential Nonlinearity ¹ | | | | -1 | – | +4 | LSB | |
| INL | Integral Nonlinearity ¹ | | | | -5 | – | +5 | LSB | |
| | Gain Error | | | | | 15 | | LSB | |
| | Offset Error | | | | -15 | – | 15 | LSB | PDIP package |
| | | | | | | -9 | – | 9 | LSB |
| Vref | On chip reference | | | | 1.9 | 2.0 | 2.1 | V | |
| I_{DD}^{ADC} | ADC Active Current | | | | | 4 | | mA | |
| I_{DD2}^{ADC} | ADC Quiescent Current | | | | | | 1 | μA | |
| Zin | Input Impedance | | | | 10 | | | $\text{M}\Omega$ | |
| Vin | Input Voltage Range | | | | 0 0 | | 2.0 0.9*VDD | V | internal reference external reference |
| T_{CONV} | Conversion Time | | | | 2.8 | | | μs | 10 MHz (ADC Clock) |
| GBW_{IN} | Input Bandwidth | | | | | 350 | | kHz | |
| T_{WAKE} | Wake Up Time | | | | | 0.02 10 | | ms | internal reference external reference |
| | Input Clock Duty | | | | 45 | 50 | 55 | % | |
| f_{ADC_CLK} | Maximum Frequency of adc_clk | | | | | | 10 | MHz | |

¹ When the input voltage is lower than 20 mV, the conversion error is out of spec.

Table 119. Comparator Electrical Characteristics

| Symbol | Parameter | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $T_A = 0\text{ °C to }+70\text{ °C}$ | | | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ $T_A = -40\text{ °C to }+105\text{ °C}$ | | | Units | Conditions |
|-------------|---|---|-----|-----|--|-----|------|-------|----------------------------------|
| | | Min | Typ | Max | Min | Typ | Max | | |
| V_{OS} | Input DC Offset | | | | | 5 | | mV | |
| V_{CREFL} | Programmable Internal Reference Voltage Range | | | | 0 | | 1.8 | V | User-programmable in 200 mV step |
| V_{CREFL} | Programmable internal reference voltage | | | | 0.92 | 1.0 | 1.08 | V | Default (CMP0[REFLV L]=5H) |
| T_{PROP} | Propagation delay | | | | | 100 | | ns | |
| V_{HYS} | Input hysteresis | | | | | 8 | | mV | |

General Purpose I/O Port Input Data Sample Timing

Figure 30 displays timing of the GPIO port input sampling. The input value on a GPIO port pin is sampled on the rising edge of the system clock. The port value is available to the eZ8 CPU on the second rising clock edge following the change of the port value.




Figure 30. Port Input Sample Timing

Table 120. GPIO Port Input Timing

| Parameter | Abbreviation | Delay (ns) | |
|---------------|---|------------|---------|
| | | Minimum | Maximum |
| T_{S_PORT} | Port Input Transition to XIN Rise Setup Time (Not pictured) | 5 | – |
| T_{H_PORT} | XIN Rise to Port Input Transition Hold Time (Not pictured) | 0 | – |
| T_{SMR} | GPIO Port Pin Pulse Width to ensure Stop Mode Recovery (for GPIO Port Pins enabled as SMR sources) | 1 μ s | |

GPIO Port Output Timing

Figure 31 and Table 121 provide timing information for GPIO port pins.




Figure 31. GPIO Port Output Timing

Table 121. GPIO Port Output Timing

| Parameter | Abbreviation | Delay (ns) | |
|-----------------------|-------------------------------------|------------|---------|
| | | Minimum | Maximum |
| GPIO Port pins | | | |
| T_1 | XIN Rise to Port Output Valid Delay | – | 15 |
| T_2 | XIN Rise to Port Output Hold Time | 2 | – |

On-Chip Debugger Timing

Figure 32 and Table 122 provide timing information for the DBG pin. The DBG pin timing specifications assume a 4 ns maximum rise and fall time.




Figure 32. On-Chip Debugger Timing

Table 122. On-Chip Debugger Timing

| Parameter | Abbreviation | Delay (ns) | |
|----------------|----------------------------------|------------|---------|
| | | Minimum | Maximum |
| DBG | | | |
| T ₁ | XIN Rise to DBG Valid Delay | – | 15 |
| T ₂ | XIN Rise to DBG Output Hold Time | 2 | – |
| T ₃ | DBG to XIN Rise Input Setup Time | 5 | – |
| T ₄ | DBG to XIN Rise Input Hold Time | 5 | – |

Table 123. Power Consumption Reference Table (subject to change after characterization)

| Category | Block | Power Consumption | |
|---------------|-------------------------|-------------------|-------------|
| | | Typical | Maximum |
| Logic | CPU/Peripherals @20 MHz | 5 mA | |
| Flash | Flash@20 MHz | | 12 mA |
| Analog | ADC@20 MHz | 4 mA | 4.5 mA |
| | IPO@20 MHz | 350 μ A | 400 μ A |
| | Comparator@10 MHz | 330 μ A | 450 μ A |
| | POR & Vbo | 120 μ A | 150 μ A |
| | WDT OSC | 2 μ A | 3 μ A |
| | OSC@20 MHz | 600 μ A | 900 μ A |
| | Clock Filter | 120 μ A | 150 μ A |




Figure 33. Flash Current Diagram



Packaging

Figure 34 displays the 20-pin quad flat no-lead (QFN) package available for the Z8 Encore! F083A Series devices.




Figure 34. 20-Pin Quad Flat No-Lead (QFN) Package

Figure 35 displays the 20-pin small outline integrated circuit (SOIC) package available for the Z8 Encore! F083A Series devices.







Figure 35. 20-Pin Small Outline Integrated Circuit (SOIC) Package

Figure 36 displays the 20-pin plastic dual in line package (PDIP) available for the Z8 Encore! F083A Series devices.



| SYMBOL | MILLIMETER | | INCH | |
|--------|------------|-------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A1 | 0.38 | 0.81 | 0.015 | 0.032 |
| A2 | 3.25 | 3.68 | 0.128 | 0.145 |
| B | 0.41 | 0.51 | 0.016 | 0.020 |
| B1 | 1.27 | 1.78 | 0.050 | 0.070 |
| C | 0.20 | 0.30 | 0.008 | 0.012 |
| D | 25.40 | 26.92 | 1.000 | 1.060 |
| E | 7.49 | 8.26 | 0.295 | 0.325 |
| E1 | 6.10 | 6.65 | 0.240 | 0.262 |
| Ⓜ | 2.54 BSC | | 0.100 BSC | |
| eA | 7.87 | 9.14 | 0.310 | 0.360 |
| L | 3.18 | 3.43 | 0.125 | 0.135 |
| Q1 | 1.42 | 1.65 | 0.056 | 0.065 |



CONTROLLING DIMENSIONS : INCH

Figure 36. 20-Pin Plastic Dual In Line Package (PDIP)

Figure 37 displays the 20-pin shrink small outline plastic available for the Z8 Encore! F083A Series devices.





Figure 37. 20-Pin Shrink Small Outline Plastic (SSOP) Package Diagram

Figure 38 displays the 28-pin quad flat no-lead (QFN) package available for the Z8 Encore! F083A Series devices.



| SYMBOL | MILLIMETER | | INCH | |
|----------------|------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 0.80 | 1.00 | 0.031 | 0.039 |
| A1 | - | 0.05 | - | 0.002 |
| b | 0.18 | 0.30 | 0.007 | 0.012 |
| \triangle D | 4.95 | 5.05 | 0.195 | 0.199 |
| \triangle E | 4.95 | 5.05 | 0.195 | 0.199 |
| \square | 0.50 BSC | | 0.020 BSC | |
| L | 0.35 | 0.65 | 0.014 | 0.026 |
| \triangle L1 | 0.03 | 0.15 | 0.001 | 0.006 |

1. CONTROLLING DIMENSIONS : mm
2. MAX. COPLANARITY : $\frac{0.08 \text{ mm}}{0.003^\circ}$

Figure 38. 28-Pin Quad Flat No-Lead (QFN) Package

Figure 39 displays the 28-pin small outline integrated circuit (SOIC) package available in the Z8 Encore! F083A Series devices.




Figure 39. 28-Pin Small Outline Integrated Circuit (SOIC) Package

Figure 40 displays the 28-pin shrink small outline plastic available for the Z8 Encore! F083A Series devices.




Figure 40. 28-Pin Shrink Small Outline Plastic (SSOP) Package Diagram



Ordering Information


Order the Z8 Encore! F083A Series from Zilog, providing the following part numbers. For more information regarding ordering, contact your local Zilog sales office. The Zilog website at www.zilog.com lists all regional offices and provides additional information on Z8 Encore! product.

| Part Number | Flash | RAM | NVDS | ADC Channels | Description |
|---|-------|-----|-------|--------------|-------------|
| Z8 Encore! F083A with 8 KB Flash | | | | | |
| Standard Temperature: 0 °C to 70 °C | | | | | |
| Z8F083ASH020SG | 8 KB | 256 | 100 B | 7 | SOIC 20-pin |
| Z8F083AHH020SG | 8 KB | 256 | 100 B | 7 | SSOP 20-pin |
| Z8F083APH020SG | 8 KB | 256 | 100 B | 7 | PDIP 20-pin |
| Z8F083AQH020SG | 8 KB | 256 | 100 B | 7 | QFN 20-pin |
| Z8F083ASJ020SG | 8 KB | 256 | 100 B | 8 | SOIC 28-pin |
| Z8F083AHJ020SG | 8 KB | 256 | 100 B | 8 | SSOP 28-pin |
| Z8F083AQJ020SG | 8 KB | 256 | 100 B | 8 | QFN 28-pin |
| Extended Temperature: -40 °C to 105 °C | | | | | |
| Z8F083ASH020EG | 8 KB | 256 | 100 B | 7 | SOIC 20-pin |
| Z8F083AHH020EG | 8 KB | 256 | 100 B | 7 | SSOP 20-pin |
| Z8F083APH020EG | 8 KB | 256 | 100 B | 7 | PDIP 20-pin |
| Z8F083AQH020EG | 8 KB | 256 | 100 B | 7 | QFN 20-pin |
| Z8F083ASJ020EG | 8 KB | 256 | 100 B | 8 | SOIC 28-pin |
| Z8F083AHJ020EG | 8 KB | 256 | 100 B | 8 | SSOP 28-pin |
| Z8F083AQJ020EG | 8 KB | 256 | 100 B | 8 | QFN 28-pin |
| Z8 Encore! F083A with 4 KB Flash | | | | | |
| Standard Temperature: 0 °C to 70 °C | | | | | |
| Z8F043ASH020SG | 4 KB | 256 | 100 B | 7 | SOIC 20-pin |
| Z8F043AHH020SG | 4 KB | 256 | 100 B | 7 | SSOP 20-pin |
| Z8F043APH020SG | 4 KB | 256 | 100 B | 7 | PDIP 20-pin |
| Z8F043AQH020SG | 4 KB | 256 | 100 B | 7 | QFN 20-pin |
| Z8F043ASJ020SG | 4 KB | 256 | 100 B | 8 | SOIC 28-pin |
| Z8F043AHJ020SG | 4 KB | 256 | 100 B | 8 | SSOP 28-pin |
| Z8F043AQJ020SG | 4 KB | 256 | 100 B | 8 | QFN 28-pin |

| Part Number | Flash | RAM | NVDS | ADC Channels | Description |
|---|-------|-----|-------|--------------|---|
| Extended Temperature: –40 °C to 105 °C | | | | | |
| Z8F043ASH020EG | 4 KB | 256 | 100 B | 7 | SOIC 20-pin |
| Z8F043AHH020EG | 4 KB | 256 | 100 B | 7 | SSOP 20-pin |
| Z8F043APH020EG | 4 KB | 256 | 100 B | 7 | PDIP 20-pin |
| Z8F043AQH020EG | 4 KB | 256 | 100 B | 7 | QFN 20-pin |
| Z8F043ASJ020EG | 4 KB | 256 | 100 B | 8 | SOIC 28-pin |
| Z8F043AHJ020EG | 4 KB | 256 | 100 B | 8 | SSOP 28-pin |
| Z8F043AQJ020EG | 4 KB | 256 | 100 B | 8 | QFN 28-pin |
| ZUSBOPTSC01ZACG | | | | | Opto-Isolated USB Smart Cable Accessory Kit |
| ZUSBSC00100ZACG | | | | | USB Smart Cable Accessory Kit |
| ZENETSC0100ZACG | | | | | Ethernet Smart Cable Accessory Kit |
| Z8F083A0128ZCOG | | | | | F083A Development Kit |

Visit Zilog's web site at <http://www.zilog.com/> for ordering information on Z8 Encore! F083A series development tools and accessories.

Part Number Suffix Designations



* See [Table 124](#) for the combination of package and pin count.

Table 124. Package and Pin Count Description

| | Pin Count | |
|---------|-----------|----|
| | 20 | 28 |
| Package | PDIP | √ |
| | QFN | √ |
| | SOIC | √ |
| | SSOP | √ |



Appendix A—Register Tables

General Purpose RAM

Hex Addresses: 000-0FF

See [Register File](#) section on page 15

Hex Addresses: 100-EFF

Reserved

Timer 0

Hex Address: F00

Timer 0 High Byte Register (T0H)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F00H | | | | | | | |

Hex Address: F01

Timer 0 Low Byte Register (T0L)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TL | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F01H | | | | | | | |

Hex Address: F02

Timer 0 Reload High Byte Register (T0RH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRH | | | | | | | |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F02H | | | | | | | |

Hex Address: F03

Timer 0 Reload Low Byte Register (T0RL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRL | | | | | | | |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F03H | | | | | | | |

Hex Address: F04

Timer 0 PWM High Byte Register (TOPWMH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PWMH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F04H | | | | | | | |

Hex Address: F05

Timer 0 PWM Low Byte Register (T0PWML)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PWML | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F05H | | | | | | | |

Hex Address: F06

Timer 0 Control Register 0 (T0CTL0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|----------|-----|----------|------|-----|-----|--------|
| FIELD | TMODEHI | TICONFIG | | Reserved | PWMD | | | INPCAP |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F06H | | | | | | | |

Hex Address: F07

Timer 0 Control Register 1 (T0CTL1)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|-----|-----|-------|-----|-----|
| FIELD | TEN | TPOL | PRES | | | TMODE | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F07H | | | | | | | |

Hex Address: F08

Timer 1 High Byte Register (T1H)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F08H | | | | | | | |

Hex Address: F09

Timer 1 Low Byte Register (T1L)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TL | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F09H | | | | | | | |

Hex Address: F0A

Timer 1 Reload High Byte Register (T1RH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRH | | | | | | | |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F0AH | | | | | | | |

Hex Address: F0B

Timer 1 Reload Low Byte Register (T1RL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRL | | | | | | | |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F0BH | | | | | | | |

Hex Address: F0C

Timer 1 PWM High Byte Register (T1PWMH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PWMH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F0CH | | | | | | | |

Hex Address: F0D

Timer 1 PWM Low Byte Register (T1PWML)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PWML | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F0DH | | | | | | | |

Hex Address: F0E

Timer 1 Control Register 0 (T1CTL0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|----------|-----|----------|------|-----|-----|--------|
| FIELD | TMODEHI | TICONFIG | | Reserved | PWMD | | | INPCAP |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F0EH | | | | | | | |

Hex Address: F0F

Timer 1 Control Register 1 (T1CTL1)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|-----|-----|-------|-----|-----|
| FIELD | TEN | TPOL | PRES | | | TMODE | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F0FH | | | | | | | |

Hex Addresses: F10-F6F

Reserved

Analog-to-Digital Converter (ADC)

Hex Address: F70

ADC Control Register 0 (ADCCTL0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|----------|-------|-------|----------|------------|-----|-----|
| FIELD | START | Reserved | REFEN | ADCEN | Reserved | ANAIN[2:0] | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W1 | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F70h | | | | | | | |

| Bit Position | Value (H) | Description |
|-----------------|-----------|---|
| [7] START | 0 | <u>ADC Start/Busy</u> Writing to 0 has no effect. Reading a 0 indicates that the ADC is available to begin a conversion. |
| | 1 | Writing to 1 starts a conversion. Reading a 1 indicates that a conversion is currently in progress. |
| [6] | 0 | Reserved—Must Be 0. |
| [5] REFEN | 0 | <u>Reference Enable</u> Internal reference voltage is disabled allowing an external reference voltage to be used by the ADC. |
| | 1 | Internal reference voltage for the ADC is enabled. The internal reference voltage is measured on the VREF pin. |
| [4] ADCEN | 0 | <u>ADC Enable</u> ADC is disabled for low power operation. |
| | 1 | ADC is enabled for normal use. |
| [3] Reserved | 0 | Reserved—Must Be 0. |
| [2:0] ANAIN | 000 | <u>Analog Input Select</u> ANA0 input is selected for analog-to-digital conversion. |
| | 001 | ANA1 input is selected for analog-to-digital conversion. |
| | 010 | ANA2 input is selected for analog-to-digital conversion. |
| | 011 | ANA3 input is selected for analog-to-digital conversion. |
| | 100 | ANA4 input is selected for analog-to-digital conversion. |
| | 101 | ANA5 input is selected for analog-to-digital conversion. |
| | 110 | ANA6 input is selected for analog-to-digital conversion. |
| | 111 | ANA7 input is selected for analog-to-digital conversion. |

Hex Address: F71

Reserved

Hex Address: F72

ADC Data High Byte Register (ADCD_H)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|---|---|---|---|---|---|---|
| FIELD | ADCDH | | | | | | | |
| RESET | X | | | | | | | |
| R/W | R | | | | | | | |
| ADDR | F72H | | | | | | | |

| Bit Position | Value (H) | Description |
|--------------|-----------|---|
| [7:0] | 00h–FFh | ADC high byte The last conversion output is held in the data registers until the next ADC conversion is completed. |

Hex Address: F73

ADC Data Low Bits Register (ADCD_L)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|---|----------|---|---|---|---|---|
| FIELD | ADCDL | | Reserved | | | | | |
| RESET | X | | X | | | | | |
| R/W | R | | R | | | | | |
| ADDR | F73H | | | | | | | |

| Bit Position | Value (H) | Description |
|-------------------|-----------|---|
| [7:6] | 00–11b | ADC low bits These bits are the two least significant bits of the 10-bit ADC output. These bits are undefined after a reset. The low bits are latched into this register whenever the ADC data high byte register is read. |
| [5:0] Reserved | 0 | Reserved—Must Be 0. |

Hex Address: F74

ADC Sample Settling Time (ADCSST)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|---|---|-----|---|---|---|
| FIELD | Reserved | | | | SST | | | |
| RESET | 0 | | | | 1 | 1 | 1 | 1 |
| R/W | R | | | | R/W | | | |
| ADDR | F74H | | | | | | | |

| Bit Position | Value (H) | Description |
|--------------|-----------|---|
| [7:4] | 0h | Reserved - Must be 0. |
| [3:0] SST | 0h - Fh | Sample settling time in number of system clock periods to meet 0.5µs minimum. |

Hex Address: F75

ADC Sample Time (ADCST)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|-----|---|---|---|---|---|
| FIELD | Reserved | | ST | | | | | |
| RESET | 0 | | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W | R/W | | R/W | | | | | |
| ADDR | F75H | | | | | | | |

| Bit Position | Value (H) | Description |
|--------------|-----------|---|
| [7:6] | 0h | Reserved - Must be 0. |
| [5:0] ST | 0h - Fh | Sample-hold time in number of system clock periods to meet 1µs minimum. |

Hex Address: F76

ADC Clock Prescale Register (ADCCP)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|---|---|---|------|------|------|
| FIELD | Reserved | | | | | DIV8 | DIV4 | DIV2 |
| RESET | 0 | | | | | 0 | 0 | 0 |
| R/W | R/W | | | | | | | |
| ADDR | F76H | | | | | | | |

| Bit Position | Value (H) | Description |
|--------------|-----------|--|
| [0] DIV2 | 0 | <u>DIV2</u> Clock is not divided |
| | 1 | System clock is divided by 2 for ADC clock |
| [1] DIV4 | 0 | <u>DIV4</u> Clock is not divided |
| | 1 | System clock is divided by 4 for ADC clock |
| [2] DIV8 | 0 | <u>DIV8</u> Clock is not divided |
| | 1 | System clock is divided by 8 for ADC clock |
| [7:3] | 0h | Reserved - must be 0. |

Hex Addresses: F77-F7F

Reserved

Low Power Control

Hex Address: F80

Power Control Register 0 (PWRCTL0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|-----|----------|----------|------|----------|
| FIELD | Reserved | | | VBO | Reserved | Reserved | COMP | Reserved |
| RESET | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F80H | | | | | | | |

Hex Address: F81

Reserved

LED Controller

Hex Address: F82

LED Drive Enable (LEDEN)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | LEDEN[7:0] | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F82H | | | | | | | |

Hex Address: F83

LED Drive Level High Register (LEDLVLH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | LEDLVLH[7:0] | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F83H | | | | | | | |

Hex Address: F84

LED Drive Level Low Register (LEDLVLL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | LEDLVLL[7:0] | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F84H | | | | | | | |

Hex Address: F85

Reserved

Oscillator Control

Hex Address: F86

Oscillator Control Register (OSCCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|--------|-----|-----|
| FIELD | INTEN | XTLEN | WDTEN | POFEN | WDFEN | SCKSEL | | |
| RESET | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F86H | | | | | | | |

Hex Addresses: F87-F8F

Reserved

Comparator 0

Hex Address: F90

Comparator Control Register (CMP0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|--------|--------|-----|-----|-----|----------|-----|
| FIELD | Reserved | INNSEL | REFLVL | | | | Reserved | |
| RESET | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | F90H | | | | | | | |

Hex Addresses: F91-FBF

Reserved

Interrupt Controller

Hex Address: FC0

Interrupt Request 0 Register (IRQ0)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|----------|----------|----------|----------|------|
| FIELD | Reserved | T1I | T0I | Reserved | Reserved | Reserved | Reserved | ADCI |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC0H | | | | | | | |

Hex Address: FC1

IRQ0 Enable High Bit Register (IRQ0ENH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-------|-------|----------|----------|----------|----------|--------|
| FIELD | Reserved | T1ENH | T0ENH | Reserved | Reserved | Reserved | Reserved | ADCENH |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC1H | | | | | | | |

Hex Address: FC2

IRQ0 Enable Low Bit Register (IRQ0ENL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-------|-------|----------|----------|----------|----------|--------|
| FIELD | Reserved | T1ENL | T0ENL | Reserved | Reserved | Reserved | Reserved | ADCENL |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R | R/W | R/W | R/W | R/W | R | R | R/W |
| ADDR | FC2H | | | | | | | |

Hex Address: FC3

Interrupt Request 1 Register (IRQ1)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-------|------|------|------|------|------|------|
| FIELD | PA7I | PA6CI | PA5I | PA4I | PA3I | PA2I | PA1I | PA0I |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC3H | | | | | | | |

Hex Address: FC4

IRQ1 Enable High Bit Register (IRQ1ENH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|---------|--------|--------|--------|--------|--------|--------|
| FIELD | PA7ENH | PA6CENH | PA5ENH | PA4ENH | PA3ENH | PA2ENH | PA1ENH | PA0ENH |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC4H | | | | | | | |

Hex Address: FC5

IRQ1 Enable Low Bit Register (IRQ1ENL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|---------|--------|--------|--------|--------|--------|--------|
| FIELD | PA7ENL | PA6CENL | PA5ENL | PA4ENL | PA3ENL | PA2ENL | PA1ENL | PA0ENL |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC5H | | | | | | | |

Hex Address: FC6

Interrupt Request 2 Register (IRQ2)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|-----|------|------|------|------|
| FIELD | Reserved | | | | PC3I | PC2I | PC1I | PC0I |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC6H | | | | | | | |

Hex Address: FC7

IRQ2 Enable High Bit Register (IRQ2ENH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|-----|-------|-------|-------|-------|
| FIELD | Reserved | | | | C3ENH | C2ENH | C1ENH | C0ENH |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC7H | | | | | | | |

Hex Address: FC8

IRQ2 Enable Low Bit Register (IRQ2ENL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-----|-----|-----|-------|-------|-------|-------|
| FIELD | Reserved | | | | C3ENL | C2ENL | C1ENL | C0ENL |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FC8H | | | | | | | |

Hex Addresses: FC9-FCC

Reserved

Hex Address: FCD

Interrupt Edge Select Register (IRQES)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|------|------|
| FIELD | IES7 | IES6 | IES5 | IES4 | IES3 | IES2 | IES1 | IES0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FCDH | | | | | | | |

Hex Address: FCE

Shared Interrupt Select Register (IRQSS)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|-------|----------|-----|-----|-----|-----|-----|
| FIELD | Reserved | PA6CS | Reserved | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FCEH | | | | | | | |

Hex Address: FCF

Interrupt Control Register (IRQCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|----------|---|---|---|---|---|---|
| FIELD | IRQE | Reserved | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R | R | R | R | R | R | R |
| ADDR | FCFH | | | | | | | |

GPIO Port A

Hex Address: FD0

Port A GPIO Address Register (PAADDR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PADDR[7:0] | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD0H | | | | | | | |

Hex Address: FD1

Port A Control Registers (PACTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PCTL | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD1H | | | | | | | |

Hex Address: FD2

Port A Input Data Registers (PAIN)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|------|------|
| FIELD | PIN7 | PIN6 | PIN5 | PIN4 | PIN3 | PIN2 | PIN1 | PIN0 |
| RESET | X | X | X | X | X | X | X | X |
| R/W | R | R | R | R | R | R | R | R |
| ADDR | FD2H | | | | | | | |

Hex Address: FD3

Port A Output Data Register (PAOUT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| FIELD | POUT7 | POUT6 | POUT5 | POUT4 | POUT3 | POUT2 | POUT1 | POUT0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD3H | | | | | | | |

Hex Address: FD4

Port B GPIO Address Register (PBADDR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PADDR[7:0] | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD4H | | | | | | | |

Hex Address: FD5

Port B Control Registers (PBCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PCTL | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD5H | | | | | | | |

Hex Address: FD6

Port B Input Data Registers (PBIN)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|------|------|
| FIELD | PIN7 | PIN6 | PIN5 | PIN4 | PIN3 | PIN2 | PIN1 | PIN0 |
| RESET | X | X | X | X | X | X | X | X |
| R/W | R | R | R | R | R | R | R | R |
| ADDR | FD6H | | | | | | | |

Hex Address: FD7

Port B Output Data Register (PBOUT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| FIELD | POUT7 | POUT6 | POUT5 | POUT4 | POUT3 | POUT2 | POUT1 | POUT0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD7H | | | | | | | |

Hex Address: FD8

Port C GPIO Address Register (PCADDR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PADDR[7:0] | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD8H | | | | | | | |

Hex Address: FD9

Port C Control Registers (PCCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PCTL | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FD9H | | | | | | | |

Hex Address: FDA

Port C Input Data Registers (PCIN)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|------|------|
| FIELD | PIN7 | PIN6 | PIN5 | PIN4 | PIN3 | PIN2 | PIN1 | PIN0 |
| RESET | X | X | X | X | X | X | X | X |
| R/W | R | R | R | R | R | R | R | R |
| ADDR | FDAH | | | | | | | |

Hex Address: FDB

Port C Output Data Register (PCOUT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| FIELD | POUT7 | POUT6 | POUT5 | POUT4 | POUT3 | POUT2 | POUT1 | POUT0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FDBH | | | | | | | |

Hex Address: FDC

Port D GPIO Address Register (PDADDR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PADDR[7:0] | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FDCH | | | | | | | |

Hex Address: FDD

Port D Control Registers (PDCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | PCTL | | | | | | | |
| RESET | 00H | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FDDH | | | | | | | |

Hex Address: FDE

Reserved

Hex Address: FDF

Port D Output Data Register (PDOUT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| FIELD | POUT7 | POUT6 | POUT5 | POUT4 | POUT3 | POUT2 | POUT1 | POUT0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FDFH | | | | | | | |

Hex Addresses: FE0-FEF

Reserved

Watchdog Timer (WDT)

Hex Address: FF0

Watchdog Timer Control Register (WDTCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|---|---|---|---|---|---|---|
| FIELD | WDTUNLK | | | | | | | |
| RESET | X | X | X | X | X | X | X | X |
| R/W | W | W | W | W | W | W | W | W |
| ADDR | FF0H | | | | | | | |

This register address is shared with the read-only reset status register
Reset Status Register (RSTSTAT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------------------------|------|-----|-----|----------|---|---|---|
| FIELD | POR | STOP | WDT | EXT | Reserved | | | |
| RESET | See Table 11 | | | 0 | 0 | 0 | 0 | 0 |
| R/W | R | R | R | R | R | R | R | R |
| ADDR | FF0H | | | | | | | |

Hex Address: FF1

Watchdog Timer Reload Upper Byte Register (WDTU)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|------|------|------|------|------|------|------|
| FIELD | WDTU | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* |
| ADDR | FF1H | | | | | | | |
| R/W* - Read returns the current WDT count value. Write sets the appropriate reload value. | | | | | | | | |

Hex Address: FF2

Watchdog Timer Reload High Byte Register (WDTH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|------|------|------|------|------|------|------|
| FIELD | WDTH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| R/W | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* |
| ADDR | FF2H | | | | | | | |
| R/W* - Read returns the current WDT count value. Write sets the appropriate reload value. | | | | | | | | |

Hex Address: FF3

Watchdog Timer Reload Low Byte Register (WDTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|------|------|------|------|
| FIELD | WDTL | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* | R/W* |
| ADDR | FF3H | | | | | | | |

R/W* - Read returns the current WDT count value. Write sets the appropriate Reload Value.

Hex Addresses: FF4-FF5

Reserved

Trim Bit Control

Hex Address: FF6

Trim Bit Address Register (TRMADR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRMADR - Trim Bit Address (00H to 1FH) | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FF6H | | | | | | | |

Hex Address: FF7

Trim Bit Data Register (TRMDR)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----------------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRMDR - Trim Bit Data | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FF7H | | | | | | | |

Flash Memory Controller

Hex Address: FF8

Flash Control Register (FCTL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|---|---|---|---|---|---|---|
| FIELD | FCMD | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | W | W | W | W | W | W | W | W |
| ADDR | FF8H | | | | | | | |

Hex Address: FF8

Flash Status Register (FSTAT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|---|-------|---|---|---|---|---|
| FIELD | Reserved | | FSTAT | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R | R | R | R | R | R | R | R |
| ADDR | FF8H | | | | | | | |

Hex Address: FF9

Flash Page Select Register (FPS)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|------|-----|-----|-----|-----|-----|-----|
| FIELD | INFO_EN | PAGE | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FF9H | | | | | | | |

The Flash sector protect register is shared with the Flash page select register

Flash Sector Protect Register (FPROT)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| FIELD | SPROT7 | SPROT6 | SPROT5 | SPROT4 | SPROT3 | SPROT2 | SPROT1 | SPROT0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FF9H | | | | | | | |

Hex Address: FFA

Flash Frequency High Byte Register (FFREQH)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | FFREQH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | FFAH | | | | | | | |

Hex Address: FFB

Flash Frequency Low Byte Register (FFREQL)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|---|---|---|---|---|---|---|
| FIELD | FFREQL | | | | | | | |
| RESET | 0 | | | | | | | |
| R/W | R/W | | | | | | | |
| ADDR | FFBH | | | | | | | |

eZ8 CPU

Refer to *eZ8 CPU User Manual*.

Op Code Maps

The following two figures provide information about each of the eZ8 CPU instructions.

| | | Lower Nibble (Hex) | | | | | | | | | | | | | | | |
|--------------------|---|---------------------------|----------------------------|------------------------------|-------------------------------|-----------------------------|------------------------------|-------------------------------|--------------------------------|-------------------------------|--------------------------------|----------------------------|--------------------------|---------------------------|---------------------------|-------------------------|--------------------------|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| Upper Nibble (Hex) | 0 | 1.1 BRK | 2.2 SRP IM | 2.3 ADD r1,r2 | 2.4 ADD r1,lr2 | 3.3 ADD R2,R1 | 3.4 ADD IR2,R1 | 3.3 ADD R1,IM | 3.4 ADD IR1,IM | 4.3 ADDX ER2,ER1 | 4.3 ADDX IM,ER1 | 2.3 DJNZ r1,X | 2.2 JR cc,X | 2.2 LD r1,IM | 3.2 JP cc,DA | 1.2 INC r1 | 1.2 NOP |
| | 1 | 2.2 RLC R1 | 2.3 RLC IR1 | 2.3 ADC r1,r2 | 2.4 ADC r1,lr2 | 3.3 ADC R2,R1 | 3.4 ADC IR2,R1 | 3.3 ADC R1,IM | 3.4 ADC IR1,IM | 4.3 ADCX ER2,ER1 | 4.3 ADCX IM,ER1 | | | | | | See 2nd Opcode Map |
| | 2 | 2.2 INC R1 | 2.3 INC IR1 | 2.3 SUB r1,r2 | 2.4 SUB r1,lr2 | 3.3 SUB R2,R1 | 3.4 SUB IR2,R1 | 3.3 SUB R1,IM | 3.4 SUB IR1,IM | 4.3 SUBX ER2,ER1 | 4.3 SUBX IM,ER1 | | | | | | |
| | 3 | 2.2 DEC R1 | 2.3 DEC IR1 | 2.3 SBC r1,r2 | 2.4 SBC r1,lr2 | 3.3 SBC R2,R1 | 3.4 SBC IR2,R1 | 3.3 SBC R1,IM | 3.4 SBC IR1,IM | 4.3 SBCX ER2,ER1 | 4.3 SBCX IM,ER1 | | | | | | |
| | 4 | 2.2 DA R1 | 2.3 DA IR1 | 2.3 OR r1,r2 | 2.4 OR r1,lr2 | 3.3 OR R2,R1 | 3.4 OR IR2,R1 | 3.3 OR R1,IM | 3.4 OR IR1,IM | 4.3 ORX ER2,ER1 | 4.3 ORX IM,ER1 | | | | | | |
| | 5 | 2.2 POP R1 | 2.3 POP IR1 | 2.3 AND r1,r2 | 2.4 AND r1,lr2 | 3.3 AND R2,R1 | 3.4 AND IR2,R1 | 3.3 AND R1,IM | 3.4 AND IR1,IM | 4.3 ANDX ER2,ER1 | 4.3 ANDX IM,ER1 | | | | | | 1.2 WDT |
| | 6 | 2.2 COM R1 | 2.3 COM IR1 | 2.3 TCM r1,r2 | 2.4 TCM r1,lr2 | 3.3 TCM R2,R1 | 3.4 TCM IR2,R1 | 3.3 TCM R1,IM | 3.4 TCM IR1,IM | 4.3 TCMX ER2,ER1 | 4.3 TCMX IM,ER1 | | | | | | 1.2 STOP |
| | 7 | 2.2 PUSH R2 | 2.3 PUSH IR2 | 2.3 TM r1,r2 | 2.4 TM r1,lr2 | 3.3 TM R2,R1 | 3.4 TM IR2,R1 | 3.3 TM R1,IM | 3.4 TM IR1,IM | 4.3 TMX ER2,ER1 | 4.3 TMX IM,ER1 | | | | | | 1.2 HALT |
| | 8 | 2.5 DECW RR1 | 2.6 DECW IRR1 | 2.5 LDE r1,lr2 | 2.9 LDEI lr1,lr2 | 3.2 LDX r1,ER2 | 3.3 LDX lr1,ER2 | 3.4 LDX IRR2,R1 | 3.5 LDX IRR2,IR1 | 3.4 LDX r1,rr2,X | 3.4 LDX rr1,r2,X | | | | | | 1.2 DI |
| | 9 | 2.2 RL R1 | 2.3 RL IR1 | 2.5 LDE r2,lr1 | 2.9 LDEI lr2,lr1 | 3.2 LDX r2,ER1 | 3.3 LDX lr2,ER1 | 3.4 LDX R2,IRR1 | 3.5 LDX IR2,IRR1 | 3.3 LEA r1,r2,X | 3.5 LEA rr1,rr2,X | | | | | | 1.2 EI |
| | A | 2.5 INCW RR1 | 2.6 INCW IRR1 | 2.3 CP r1,r2 | 2.4 CP r1,lr2 | 3.3 CP R2,R1 | 3.4 CP IR2,R1 | 3.3 CP R1,IM | 3.4 CP IR1,IM | 4.3 CPX ER2,ER1 | 4.3 CPX IM,ER1 | | | | | | 1.4 RET |
| | B | 2.2 CLR R1 | 2.3 CLR IR1 | 2.3 XOR r1,r2 | 2.4 XOR r1,lr2 | 3.3 XOR R2,R1 | 3.4 XOR IR2,R1 | 3.3 XOR R1,IM | 3.4 XOR IR1,IM | 4.3 XORX ER2,ER1 | 4.3 XORX IM,ER1 | | | | | | 1.5 IRET |
| | C | 2.2 RRC R1 | 2.3 RRC IR1 | 2.5 LDC r1,lr2 | 2.9 LDCI lr1,lr2 | 2.3 JP IRR1 | 2.9 LDC lr1,lr2 | | 3.4 LD r1,r2,X | 3.2 PUSHX ER2 | | | | | | | 1.2 RCF |
| | D | 2.2 SRA R1 | 2.3 SRA IR1 | 2.5 LDC r2,lr1 | 2.9 LDCI lr2,lr1 | 2.6 CALL IRR1 | 2.2 BSWAP R1 | 3.3 CALL DA | 3.4 LD r2,r1,X | 3.2 POPX ER1 | | | | | | | 1.2 SCF |
| | E | 2.2 RR R1 | 2.3 RR IR1 | 2.2 BIT p,b,r1 | 2.3 LD r1,lr2 | 3.2 LD R2,R1 | 3.3 LD IR2,R1 | 3.2 LD R1,IM | 3.3 LD IR1,IM | 4.2 LDX ER2,ER1 | 4.2 LDX IM,ER1 | | | | | | 1.2 CCF |
| | F | 2.2 SWAP R1 | 2.3 SWAP IR1 | 2.2 TRAP Vector | 2.3 LD lr1,r2 | 2.6 MULT RR1 | 3.3 LD R2,IR1 | 3.3 BTJ p,b,r1,X | 3.4 BTJ p,b,lr1,X | | | | | | | | |

| | | Lower Nibble (Hex) | | | | | | | | | | | | | | | |
|--------------------|---|--------------------|-------------------|---------------------|----------------------|---------------------|----------------------|---------------------|----------------------|-------------------------|-----------------------|---|---|---|---|---|---|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| Upper Nibble (Hex) | 0 | | | | | | | | | | | | | | | | |
| | 1 | | | | | | | | | | | | | | | | |
| | 2 | | | | | | | | | | | | | | | | |
| | 3 | | | | | | | | | | | | | | | | |
| | 4 | | | | | | | | | | | | | | | | |
| | 5 | | | | | | | | | | | | | | | | |
| | 6 | | | | | | | | | | | | | | | | |
| | 7 | 3.2 PUSH IM | | | | | | | | | | | | | | | |
| | 8 | | | | | | | | | | | | | | | | |
| | 9 | | | | | | | | | | | | | | | | |
| | A | | | 3.3 CPC r1,r2 | 3.4 CPC r1,lr2 | 4.3 CPC R2,R1 | 4.4 CPC IR2,R1 | 4.3 CPC R1,IM | 4.4 CPC IR1,IM | 5.3 CPCX ER2,ER1 | 5.3 CPCX IM,ER1 | | | | | | |
| | B | | | | | | | | | | | | | | | | |
| | C | 3.2 SRL R1 | 3.3 SRL IR1 | | | | | | | | | | | | | | |
| | D | | | | | | | | | | | | | | | | |
| | E | | | | | | | | | 5, 4 LDWX ER2,ER1 | | | | | | | |
| | F | | | | | | | | | | | | | | | | |



Index

Symbols

160
% 160
@ 160

Numerics

10-bit ADC 4
28-lead small outline integrated circuit pack-
age 200

A

absolute maximum ratings 177
AC characteristics 182
ADC 161
 block diagram 94
 overview 93
ADC Channel Register 1 (ADCCTL) 96
ADC Data High Byte Register (ADCDH) 98
ADC Data Low Bit Register (ADC DL) 98, 99,
100, 101, 216
ADCX 161
ADD 161
add - extended addressing 161
add with carry 161
add with carry - extended addressing 161
additional symbols 160
address space 15
ADDX 161
analog block/PWM signal synchronization 95
analog block/PWM signal synchronization 95
analog signals 11
analog-to-digital converter
 overview 93
AND 163
ANDX 163
architecture
 voltage measurements 93
arithmetic instructions 161

assembly language programming 157
assembly language syntax 158

B

B 160
b 159
BCLR 162
binary number suffix 160
BIT 162
bit 159
 clear 162
 manipulation instructions 162
 set 162
 set or clear 162
 swap 162
 test and jump 164
 test and jump if non-zero 164
 test and jump if zero 164
bit jump and test if non-zero 161
bit swap 164
block diagram 2
block transfer instructions 162
BRK 164
BSET 162
BSWAP 162, 164
BTJ 164
BTJNZ 161, 164
BTJZ 164

C

calibration and compensation, motor control
measurements 96
CALL procedure 164
capture mode 83, 84
capture/compare mode 83
cc 159
CCF 162
characteristics, electrical 177
clear 163
CLR 163
COM 163
compare 83

- compare - extended addressing 161
- compare mode 83
- compare with carry 161
- compare with carry - extended addressing 161
- complement 163
- complement carry flag 162
- condition code 159
- continuous mode 83
- Control Registers 15, 19
- counter modes 83
- CP 161
- CPC 161
- CPCX 161
- CPU and peripheral overview 4
- CPU control instructions 162
- CPX 161
- current measurement
 - architecture 93
 - operation 94
- Customer Feedback Form 243
- Customer Information 243

D

- DA 159, 161
- data memory 16
- DC characteristics 178
- debugger, on-chip 133
- DEC 161
- decimal adjust 161
- decrement 161
- decrement and jump non-zero 164
- decrement word 161
- DECW 161
- destination operand 160
- device, port availability 37
- DI 162
- direct address 159
- disable interrupts 162
- DJNZ 164
- dst 160

E

- EI 162
- electrical characteristics 177
 - GPIO input data sample timing 189
 - watch-dog timer 189
- electrical noise 93
- enable interrupt 162
- ER 159
- extended addressing register 159
- external pin reset 27
- eZ8 CPU features 4
- eZ8 CPU instruction classes 160
- eZ8 CPU instruction notation 158
- eZ8 CPU instruction set 157
- eZ8 CPU instruction summary 165

F

- FCTL register 114, 121, 229
- features, Z8 Encore! 1
- first opcode map 175
- FLAGS 160
- flags register 160
- flash
 - controller 4
 - option bit address space 121
 - option bit configuration - reset 119
 - program memory address 0000H 122
 - program memory address 0001H 123
- flash memory 105
 - byte programming 112
 - code protection 110
 - configurations 105
 - control register definitions 114, 120
 - controller bypass 113
 - flash control register 114, 121, 229
 - flash option bits 111
 - flash status register 114
 - flow chart 109
 - frequency high and low byte registers 116
 - mass erase 112
 - operation 108
 - operation timing 110
 - page erase 112

page select register 115, 116
FPS register 115, 116
FSTAT register 114

G

gated mode 83
general-purpose I/O 37
GPIO 4, 37
 alternate functions 38
 architecture 37
 control register definitions 43
 input data sample timing 189
 interrupts 42
 port A-C pull-up enable sub-registers 48, 49
 port A-H address registers 44
 port A-H alternate function sub-registers 45
 port A-H control registers 44
 port A-H data direction sub-registers 45
 port A-H high drive enable sub-registers 47
 port A-H input data registers 50
 port A-H output control sub-registers 46
 port A-H output data registers 50, 51
 port A-H stop mode recovery sub-registers 47
 port availability by device 37
 port input timing 190
 port output timing 190

H

H 160
HALT 162
halt mode 34, 162
hexadecimal number prefix/suffix 160

I

I2C 4
IM 159
immediate data 159
immediate operand prefix 160
INC 161

increment 161
increment word 161
INCW 161
indexed 159
indirect address prefix 160
indirect register 159
indirect register pair 159
indirect working register 159
indirect working register pair 159
instruction set, ez8 CPU 157
instructions
 ADC 161
 ADCX 161
 ADD 161
 ADDX 161
 AND 163
 ANDX 163
 arithmetic 161
 BCLR 162
 BIT 162
 bit manipulation 162
 block transfer 162
 BRK 164
 BSET 162
 BSWAP 162, 164
 BTJ 164
 BTJNZ 161, 164
 BTJZ 164
 CALL 164
 CCF 162
 CLR 163
 COM 163
 CP 161
 CPC 161
 CPCX 161
 CPU control 162
 CPX 161
 DA 161
 DEC 161
 DECW 161
 DI 162
 DJNZ 164
 EI 162
 HALT 162

INC 161
 INCW 161
 IRET 164
 JP 164
 LD 163
 LDC 163
 LDCI 162, 163
 LDE 163
 LDEI 162
 LDX 163
 LEA 163
 load 163
 logical 163
 MULT 161
 NOP 162
 OR 163
 ORX 163
 POP 163
 POPX 163
 program control 164
 PUSH 163
 PUSHX 163
 RCF 162
 RET 164
 RL 164
 RLC 164
 rotate and shift 164
 RR 164
 RRC 164
 SBC 161
 SCF 162
 SRA 164
 SRL 164
 SRP 162
 STOP 162
 SUB 161
 SUBX 161
 SWAP 164
 TCM 162
 TCMX 162
 TM 162
 TMX 162
 TRAP 164
 watch-dog timer refresh 162

XOR 163
 XORX 163
 instructions, eZ8 classes of 160
 interrupt control register 64
 interrupt controller 53
 architecture 53
 interrupt assertion types 56
 interrupt vectors and priority 56
 operation 55
 register definitions 57
 software interrupt assertion 57
 interrupt edge select register 63
 interrupt request 0 register 57
 interrupt request 1 register 58
 interrupt request 2 register 59
 interrupt return 164
 interrupt vector listing 53
 IR 159
 Ir 159
 IRET 164
 IRQ0 enable high and low bit registers 59
 IRQ1 enable high and low bit registers 61
 IRQ2 enable high and low bit registers 62
 IRR 159
 Irr 159

J

JP 164
 jump, conditional, relative, and relative conditional 164

L

LD 163
 LDC 163
 LDCI 162, 163
 LDE 163
 LDEI 162, 163
 LDX 163
 LEA 163
 load 163
 load constant 162
 load constant to/from program memory 163

load constant with auto-increment addresses 163
 load effective address 163
 load external data 163
 load external data to/from data memory and auto-increment addresses 162
 load external to/from data memory and auto-increment addresses 163
 load instructions 163
 load using extended addressing 163
 logical AND 163
 logical AND/extended addressing 163
 logical exclusive OR 163
 logical exclusive OR/extended addressing 163
 logical instructions 163
 logical OR 163
 logical OR/extended addressing 163
 low power modes 33

M

master interrupt enable 55
 memory
 data 16
 program 15
 mode
 capture 83, 84
 capture/compare 83
 continuous 83
 counter 83
 gated 83
 one-shot 83
 PWM 83, 84
 modes 83
 motor control measurements
 ADC Control register definitions 96
 calibration and compensation 96
 interrupts 96
 overview 93
 MULT 161
 multiply 161

N

noise, electrical 93
 NOP (no operation) 162
 notation
 b 159
 cc 159
 DA 159
 ER 159
 IM 159
 IR 159
 lr 159
 IRR 159
 lrr 159
 p 159
 R 159
 r 159
 RA 159
 RR 159
 rr 159
 vector 159
 X 159
 notational shorthand 159

O

OCD
 architecture 133
 auto-baud detector/generator 136
 baud rate limits 136
 block diagram 133
 breakpoints 137
 commands 138
 control register 142
 data format 136
 DBG pin to RS-232 Interface 134
 debug mode 135
 debugger break 164
 interface 134
 serial errors 137
 status register 143
 timing 191
 OCD commands
 execute instruction (12H) 142
 read data memory (ODH) 141

read OCD control register (05H) 139
 read OCD revision (00H) 139
 read OCD status register (02H) 139
 read program counter (07H) 140
 read program memory (0BH) 141
 read program memory CRC (0EH) 141
 read register (09H) 140
 read runtime counter (03H) 139
 step instruction (10H) 142
 stuff instruction (11H) 142
 write data memory (0CH) 141
 write OCD control register (04H) 139
 write program counter (06H) 140
 write program memory (0AH) 140
 write register (08H) 140
 on-chip debugger (OCD) 133
 on-chip debugger signals 12
 on-chip oscillator 151
 one-shot mode 83
 opcode map
 abbreviations 174
 cell description 173
 first 175
 second after 1FH 176
 operation 95
 current measurement 94
 voltage measurement timing diagram 95
 Operational Description 23, 33, 37, 53, 65, 87,
 93, 103, 105, 119, 129, 133, 145, 151, 155
 OR 163
 ordering information 203
 ORX 163
 oscillator signals 11

P

p 159
 packaging
 20-pin PDIP 195, 196
 20-pin SSOP 197, 198, 201
 28-pin QFN 199
 28-pin SOIC 200
 part selection guide 2
 PC 160

peripheral AC and DC electrical characteristics
 184
 pin characteristics 12
 Pin Descriptions 7
 polarity 159
 POP 163
 pop using extended addressing 163
 POPX 163
 port availability, device 37
 port input timing (GPIO) 190
 port output timing, GPIO 190
 power supply signals 12
 power-on reset (POR) 25
 program control instructions 164
 program counter 160
 program memory 15
 PUSH 163
 push using extended addressing 163
 PUSHX 163
 PWM mode 83, 84
 PxADDR register 44, 223, 224, 225, 226
 PxCTL register 45, 223, 224, 225, 226

R

R 159
 r 159
 RA
 register address 159
 RCF 162
 register 159
 flash control (FCTL) 114, 121, 229
 flash high and low byte (FFREQH and
 FREEQL) 116
 flash page select (FPS) 115, 116
 flash status (FSTAT) 114
 GPIO port A-H address (PxADDR) 44, 223,
 224, 225, 226
 GPIO port A-H alternate function sub-regis-
 ters 46
 GPIO port A-H control address (PxCTL)
 45, 223, 224, 225, 226
 GPIO port A-H data direction sub-registers
 45

- OCD control 142
 - OCD status 143
 - watch-dog timer control (WDTCTL) 30, 90, 104, 148, 218, 219, 227
 - watch-dog timer reload high byte (WDTH) 91, 228
 - watch-dog timer reload low byte (WDTL) 91, 228
 - watch-dog timer reload upper byte (WDTU) 91, 228
 - register file 15
 - register pair 159
 - register pointer 160
 - registers
 - ADC channel 1 96
 - ADC data high byte 98
 - ADC data low bit 98, 99, 100, 101, 216
 - reset
 - and stop mode characteristics 23
 - and stop mode recovery 23
 - carry flag 162
 - sources 25
 - RET 164
 - return 164
 - RL 164
 - RLC 164
 - rotate and shift instructions 164
 - rotate left 164
 - rotate left through carry 164
 - rotate right 164
 - rotate right through carry 164
 - RP 160
 - RR 159, 164
 - rr 159
 - RRC 164
- S**
- SBC 161
 - SCF 162
 - second opcode map after 1FH 176
 - set carry flag 162
 - set register pointer 162
 - shift right arithmetic 164
 - shift right logical 164
 - signal descriptions 10
 - software trap 164
 - SOIC 200
 - source operand 160
 - SP 160
 - SRA 164
 - src 160
 - SRL 164
 - SRP 162
 - stack pointer 160
 - STOP 162
 - stop mode 33, 162
 - stop mode recovery
 - sources 28
 - using a GPIO port pin transition 29
 - using watch-dog timer time-out 29
 - SUB 161
 - subtract 161
 - subtract - extended addressing 161
 - subtract with carry 161
 - subtract with carry - extended addressing 161
 - SUBX 161
 - SWAP 164
 - swap nibbles 164
 - symbols, additional 160
- T**
- Table 134. Power Consumption Reference Table 191
 - TCM 162
 - TCMX 162
 - Technical Support 243
 - test complement under mask 162
 - test complement under mask - extended addressing 162
 - test under mask 162
 - test under mask - extended addressing 162
 - timing diagram, voltage measurement 95
 - timer signals 11
 - timers 65
 - architecture 65
 - block diagram 66

- capture mode 73, 74, 83, 84
- capture/compare mode 77, 83
- compare mode 76, 83
- continuous mode 67, 83
- counter mode 68, 69
- counter modes 83
- gated mode 76, 83
- one-shot mode 66, 83
- operating mode 66
- PWM mode 70, 72, 83, 84
- reading the timer count values 78
- reload high and low byte registers 80
- timer control register definitions 79
- timer output signal operation 78

timers 0-3

- control registers 81, 82
- high and low byte registers 79, 80

TM 162

TMX 162

TRAP 164

U

UART 4

V

vector 159

voltage brown-out reset (VBR) 26

voltage measurement timing diagram 95

W

watch-dog timer

- approximate time-out delay 88
- approximate time-out delays 87, 103, 129, 145, 155
- CNTL 26
- control register 90, 103, 148
- electrical characteristics and timing 189
- interrupt in normal operation 88
- interrupt in stop mode 89
- operation 87, 103, 129, 145, 155
- refresh 88, 162

- reload unlock sequence 89
- reload upper, high and low registers 90
- reset 27
- reset in normal operation 89
- reset in Stop mode 89
- time-out response 88

WDTCTL register 30, 90, 104, 148, 218, 219, 227

WDTH register 91, 228

WDTL register 91, 228

working register 159

working register pair 159

WTDU register 91, 228

X

X 159

XOR 163

XORX 163

Z

Z8 Encore!

- block diagram 2

- features 1

- part selection guide 2

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <http://www.zilog.com/kb>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <http://support.zilog.com>.

