

# 56F803

Data Sheet

*Preliminary Technical Data*

**56F800**  
**16-bit Digital Signal Controllers**

DSP56F803  
Rev. 16  
09/2007

[freescale.com](http://freescale.com)




## Document Revision History

Version History	Description of Change
Rev. 16	Added revision history. Added this text to footnote 2 in <a href="#">Table 3-8</a> : "However, the high pulse width does not have to be any particular percent of the low pulse width."

# 56F803 General Description

- Up to 40 MIPS at 80MHz core frequency
- DSP and MCU functionality in a unified, C-efficient architecture
- Hardware DO and REP loops
- MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes
- 31.5K × 16-bit words (64KB) Program Flash
- 512 × 16-bit words (1KB) Program RAM
- 4K × 16-bit words (8KB) Data Flash
- 2K × 16-bit words (4KB) Data RAM
- 2K × 16-bit words (4KB) Boot Flash
- Up to 64K × 16-bit words each of external Program and Data memory
- 6-channel PWM module
- Two 4-channel 12-bit ADCs
- Quadrature Decoder
- CAN 2.0 B module
- Serial Communication Interface (SCI)
- Serial Peripheral Interface (SPI)
- Up to two General Purpose Quad Timers
- JTAG/OnCE™ port for debugging
- 16 shared GPIO lines
- 100-pin LQFP package



**56F803 Block Diagram**

\*includes TCS pin which is reserved for factory use and is tied to VSS

# Part 1 Overview

## 1.1 56F803 Features

### 1.1.1 Processing Core

- Efficient 16-bit 56800 family controller engine with dual Harvard architecture
- As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
- Single-cycle  $16 \times 16$ -bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators, including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique processor addressing modes
- Hardware DO and REP loops
- Three internal address buses and one external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Controller style addressing modes and instructions for compact code
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/OnCE debug programming interface

### 1.1.2 Memory

- Harvard architecture permits as many as three simultaneous accesses to Program and Data memory
- On-chip memory including a low-cost, high-volume Flash solution
  - $31.5K \times 16$ -bit words of Program Flash
  - $512K \times 16$ -bit words of Program RAM
  - $4K \times 16$ -bit words of Data Flash
  - $2K \times 16$ -bit words of Data RAM
  - $2K \times 16$ -bit words of Boot Flash
- Off-chip memory expansion capabilities programmable for 0, 4, 8, or 12 wait states
  - As much as  $64K \times 16$  bits of Data memory
  - As much as  $64K \times 16$  bits of Program memory

### 1.1.3 Peripheral Circuits for 56F803

- Pulse Width Modulator module (PWM) with six PWM outputs, three Current Sense inputs, and three Fault inputs, fault-tolerant design with dead time insertion, supports both center- and edge- aligned modes, supports Freescale's patented dead time distortion correction
- Two 12-bit Analog-to-Digital Converters (ADCs), which support two simultaneous conversions; ADC and PWM modules can be synchronized
- Quadrature Decoder with four inputs (shares pins with Quad Timer)

- Four General Purpose Quad Timers: Timer A (sharing pins with Quad Dec0), Timers B & C without external pins and Timer D with two pins
- CAN 2.0 B module with 2-pin ports for transmit and receive
- Serial Communication Interface (SCI) with two pins (or two additional GPIO lines)
- Serial Peripheral Interface (SPI) with configurable 4-pin port (or four additional GPIO lines)
- Computer Operating Properly (COP) Watchdog timer
- Two dedicated external interrupt pins
- Sixteen multiplexed General Purpose I/O (GPIO) pins
- External reset input pin for hardware reset
- JTAG/On-Chip Emulation (OnCE™) for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Locked Loop-based frequency synthesizer for the controller core clock

### 1.1.4 Energy Information

- Fabricated in high-density CMOS with 5V-tolerant, TTL-compatible digital inputs
- Uses a single 3.3V power supply
- On-chip regulators for digital and analog circuitry to lower cost and reduce noise
- Wait and Stop modes available

## 1.2 56F803 Description

The 56F803 is a member of the 56800 core-based family of processors. It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the 56F803 is well-suited for many applications. The 56F803 includes many peripherals that are especially useful for applications such as motion control, smart appliances, steppers, encoders, tachometers, limit switches, power supply and control, automotive control, engine management, noise suppression, remote utility metering, and industrial control for power, lighting, and automation.

The 56800 core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact device and control code. The instruction set is also highly efficient for C compilers to enable rapid development of optimized control applications.

The 56F803 supports program execution from either internal or external memories. Two data operands can be accessed from the on-chip Data RAM per instruction cycle. The 56F803 also provides two external dedicated interrupt lines, and up to 16 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.

The 56F803 controller includes 31.5K words (16-bit) of Program Flash and 4K words of Data Flash (each programmable through the JTAG port) with 512 words of Program RAM and 2K words of Data RAM. It also supports program execution from external memory.

A total of 2K words of Boot Flash is incorporated for easy customer-inclusion of field-programmable

software routines that can be used to program the main Program and Data Flash memory areas. Both Program and Data Flash memories can be independently bulk-erased or erased in page sizes of 256 words. The Boot Flash memory can also be either bulk- or page-erased.

A key application-specific feature of the 56F803 is the inclusion of a Pulse Width Modulator (PWM) module. This module incorporates three complementary, individually programmable PWM signal outputs (the module is also capable of supporting three independent PWM functions, for a total of six PWM outputs) to enhance motor control functionality. Complementary operation permits programmable dead time insertion, distortion correction via current sensing by software, and separate top and bottom output polarity control. The up-counter value is programmable to support a continuously variable PWM frequency. Edge- and center-aligned synchronous pulse width control (0% to 100% modulation) is supported. The device is capable of controlling most motor types: ACIM (AC Induction Motors), both BDC and BLDC (Brush and Brushless DC motors), SRM and VRM (Switched and Variable Reluctance Motors), and stepper motors. The PWM incorporates fault protection and cycle-by-cycle current limiting with sufficient output drive capability to directly drive standard opto-isolators. A “smoke-inhibit”, write-once protection feature for key parameters and patented PWM waveform distortion correction circuit are also provided. The PWM is double-buffered and includes interrupt controls to permit integral reload rates to be programmable from 1 to 16. The PWM module provides a reference output to synchronize the ADC.

The 56F803 incorporates a separate Quadrature Decoder capable of capturing all four transitions on the two-phase inputs, permitting generation of a number proportional to actual position. Speed computation capabilities accommodate both fast and slow moving shafts. The integrated watchdog timer in the Quadrature Decoder can be programmed with a time-out value to alarm when no shaft motion is detected. Each input is filtered to ensure only true transitions are recorded.

This controller also provides a full set of standard programmable peripherals that include a Serial Communications Interface (SCI), one Serial Peripheral Interface (SPI), and four Quad Timers. Any of these interfaces can be used as General Purpose Input/Outputs (GPIO) if that function is not required. A Controller Area Network interface (CAN Version 2.0 A/B-compliant) and an internal interrupt controller are also included on the 56F803.

### 1.3 State of the Art Development Environment

- Processor Expert™ (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use component-based software application creation with an expert knowledge system.
- The Code Warrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, PE, Code Warrior and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.

## 1.4 Product Documentation

The four documents listed in [Table 1-1](#) are required for a complete description and proper design with the 56F803. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, Freescale Literature Distribution Centers, or online at: [www.freescale.com](http://www.freescale.com)

**Table 1-1 56F803 Chip Documentation**

Topic	Description	Order Number
56800E Family Manual	Detailed description of the 56800 family architecture, and 16-bit core processor and the instruction set	56800EFM
DSP56F801/803/805/807 User's Manual	Detailed description of memory, peripherals, and interfaces of the 56F801, 56F803, 56F803, and 56F807	DSP56F801-7UM
56F803 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions (this document)	DSP56F803
56F803 Errata	Details any chip issues that might be present	DSP56F803E

## 1.5 Data Sheet Conventions

This data sheet uses the following conventions:

**OVERBAR** This is used to indicate a signal that is active when pulled low. For example, the  $\overline{\text{RESET}}$  pin is active when low.

“asserted” A high true (active high) signal is high or a low true (active low) signal is low.

“deasserted” A high true (active high) signal is low or a low true (active low) signal is high.

Examples:	Signal/Symbol	Logic State	Signal State	Voltage <sup>1</sup>
	$\overline{\text{PIN}}$	True	Asserted	$V_{\text{IL}}/V_{\text{OL}}$
	$\overline{\text{PIN}}$	False	Deasserted	$V_{\text{IH}}/V_{\text{OH}}$
	PIN	True	Asserted	$V_{\text{IH}}/V_{\text{OH}}$
	PIN	False	Deasserted	$V_{\text{IL}}/V_{\text{OL}}$

1. Values for  $V_{\text{IL}}$ ,  $V_{\text{OL}}$ ,  $V_{\text{IH}}$ , and  $V_{\text{OH}}$  are defined by individual product specifications.

## Part 2 Signal/Connection Descriptions

### 2.1 Introduction

The input and output signals of the 56F803 are organized into functional groups, as shown in [Table 2-1](#) and as illustrated in [Figure 2-1](#). In [Table 2-2](#) through [Table 2-17](#), each table row describes the signal or signals present on a pin.


**Table 2-1 Functional Group Pin Allocations**

Functional Group	Number of Pins	Detailed Description
Power ( $V_{DD}$ or $V_{DDA}$ )	7	<a href="#">Table 2-2</a>
Ground ( $V_{SS}$ or $V_{SSA}$ )	7	<a href="#">Table 2-3</a>
Supply Capacitors	2	<a href="#">Table 2-4</a>
PLL and Clock	3	<a href="#">Table 2-5</a>
Address Bus <sup>1</sup>	16	<a href="#">Table 2-6</a>
Data Bus	16	<a href="#">Table 2-7</a>
Bus Control	4	<a href="#">Table 2-8</a>
Interrupt and Program Control	4	<a href="#">Table 2-9</a>
Pulse Width Modulator (PWM) Port	12	<a href="#">Table 2-10</a>
Serial Peripheral Interface (SPI) Port <sup>1</sup>	4	<a href="#">Table 2-11</a>
Quadrature Decoder Port <sup>2</sup>	4	<a href="#">Table 2-12</a>
Serial Communications Interface (SCI) Port <sup>1</sup>	2	<a href="#">Table 2-13</a>
CAN Port	2	<a href="#">Table 2-14</a>
Analog to Digital Converter (ADC) Port	9	<a href="#">Table 2-15</a>
Quad Timer Module Port	2	<a href="#">Table 2-16</a>
JTAG/On-Chip Emulation (OnCE)	6	<a href="#">Table 2-17</a>

1. Alternately, GPIO pins

2. Alternately, Quad Timer pins





\*includes TCS pin which is reserved for factory use and is tied to VSS

**Figure 2-1 56F803 Signals Identified by Functional Group<sup>1</sup>**

1. Alternate pin functionality is shown in parenthesis.

## 2.2 Power and Ground Signals

**Table 2-2 Power Inputs**

No. of Pins	Signal Name	Signal Description
6	V <sub>DD</sub>	<b>Power</b> —These pins provide power to the internal structures of the chip, and should all be attached to V <sub>DD</sub> .
1	V <sub>DDA</sub>	<b>Analog Power</b> —This pin is a dedicated power pin for the analog portion of the chip and should be connected to a low noise 3.3V supply.

**Table 2-3 Grounds**

No. of Pins	Signal Name	Signal Description
5	V <sub>SS</sub>	<b>GND</b> —These pins provide grounding for the internal structures of the chip, and should all be attached to V <sub>SS</sub> .
1	V <sub>SSA</sub>	<b>Analog Ground</b> —This pin supplies an analog ground.
1	TCS	<b>TCS</b> —This Schmitt pin is reserved for factory use and must be tied to V <sub>SS</sub> for normal use. In block diagrams, this pin is considered an additional V <sub>SS</sub> .

**Table 2-4 Supply Capacitors**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
2	VCAPC	Supply	Supply	<b>VCAPC</b> —Connect each pin to a 2.2 μF or greater bypass capacitor in order to bypass the core logic voltage regulator (required for proper chip operation). For more information, please refer to <a href="#">Section 5.2</a> .

## 2.3 Clock and Phase Locked Loop Signals

Table 2-5 PLL and Clock

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	EXTAL	Input	Input	<b>External Crystal Oscillator Input</b> —This input should be connected to an 8MHz external crystal or ceramic resonator. For more information, please refer to <a href="#">Section 3.5</a> .
1	XTAL	Input/Output	Chip-driven	<b>Crystal Oscillator Output</b> —This output should be connected to an 8MHz external crystal or ceramic resonator. For more information, please refer to <a href="#">Section 3.5</a> .  This pin can also be connected to an external clock source. For more information, please refer to <a href="#">Section 3.5.3</a> .
1	CLKO	Output	Chip-driven	<b>Clock Output</b> —This pin outputs a buffered clock signal. By programming the CLKOSSEL[4:0] bits in the CLKO Select Register (CLKOSR), the user can select between outputting a version of the signal applied to XTAL and a version of the device's master clock at the output of the PLL. The clock frequency on this pin can also be disabled by programming the CLKOSSEL[4:0] bits in CLKOSR.

## 2.4 Address, Data, and Bus Control Signals

Table 2-6 Address Bus Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
6	A0–A5	Output	Tri-stated	<b>Address Bus</b> —A0–A5 specify the address for external Program or Data memory accesses.
2	A6–A7	Output	Tri-stated	<b>Address Bus</b> —A6–A7 specify the address for external Program or Data memory accesses.
	GPIOE2–GPIOE3	Input/Output	Input	<b>Port E GPIO</b> —These two pins are General Purpose I/O (GPIO) pins that can be individually programmed as input or output pins.  After reset, the default state is Address Bus.
8	A8–A15	Output	Tri-stated	<b>Address Bus</b> —A8–A15 specify the address for external Program or Data memory accesses.
	GPIOA0–GPIOA7	Input/Output	Input	<b>Port A GPIO</b> —These eight pins are General Purpose I/O (GPIO) pins that can be individually programmed as input or output pins.  After reset, the default state is Address Bus.

**Table 2-7 Data Bus Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
16	<b>D0–D15</b>	Input/Output	Tri-stated	<b>Data Bus</b> — D0–D15 specify the data for external Program or Data memory accesses. D0–D15 are tri-stated when the external bus is inactive. Internal pull-ups may be active.

**Table 2-8 Bus Control Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	<b>PS</b>	Output	Tri-stated	<b>Program Memory Select</b> —PS is asserted low for external Program memory access.
1	<b>DS</b>	Output	Tri-stated	<b>Data Memory Select</b> —DS is asserted low for external Data memory access.
1	<b>WR</b>	Output	Tri-stated	<b>Write Enable</b> —WR is asserted during external memory write cycles. When WR is asserted low, pins D0–D15 become outputs and the device puts data on the bus. When WR is deasserted high, the external data is latched inside the external device. When WR is asserted, it qualifies the A0–A15, PS, and DS pins. WR can be connected directly to the WE pin of a Static RAM.
1	<b>RD</b>	Output	Tri-stated	<b>Read Enable</b> —RD is asserted during external memory read cycles. When RD is asserted low, pins D0–D15 become inputs and an external device is enabled onto the device data bus. When RD is deasserted high, the external data is latched inside the controller. When RD is asserted, it qualifies the A0–A15, PS, and DS pins. RD can be connected directly to the OE pin of a Static RAM or ROM.

## 2.5 Interrupt and Program Control Signals

**Table 2-9 Interrupt and Program Control Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	<b>IRQA</b>	Input (Schmitt)	Input	<b>External Interrupt Request A</b> —The IRQA input is a synchronized external interrupt request indicating an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered.
1	<b>IRQB</b>	Input (Schmitt)	Input	<b>External Interrupt Request B</b> —The IRQB input is an external interrupt request indicating an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered.

**Table 2-9 Interrupt and Program Control Signals (Continued)**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	<b>RESET</b>	Input (Schmitt)	Input	<p><b>Reset</b>—This input is a direct hardware reset on the processor. When <math>\overline{\text{RESET}}</math> is asserted low, the controller is initialized and placed in the Reset state. A Schmitt trigger input is used for noise immunity. When the <math>\overline{\text{RESET}}</math> pin is deasserted, the initial chip operating mode is latched from the EXTBOOT pin. The internal reset signal will be deasserted synchronous with the internal clocks, after a fixed number of internal clocks.</p> <p>To ensure a complete hardware reset, <math>\overline{\text{RESET}}</math> and <math>\overline{\text{TRST}}</math> should be asserted together. The only exception occurs in a debugging environment when a hardware device reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert <math>\overline{\text{RESET}}</math>, but do not assert <math>\overline{\text{TRST}}</math>.</p>
1	<b>EXTBOOT</b>	Input (Schmitt)	Input	<p><b>External Boot</b>—This input is tied to <math>V_{DD}</math> to force device to boot from off-chip memory. Otherwise, it is tied to <math>V_{SS}</math>.</p>

## 2.6 Pulse Width Modulator (PWM) Signals

**Table 2-10 Pulse Width Modulator (PWMA) Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
6	<b>PWMA0–5</b>	Output	Tri-stated	<p><b>PWMA0–5</b>— These are six PWMA output pins.</p>
3	<b>ISA0–2</b>	Input (Schmitt)	Input	<p><b>ISA0–2</b>— These three input current status pins are used for top/bottom pulse width correction in complementary channel operation for PWMA.</p>
3	<b>FAULTA0–2</b>	Input (Schmitt)	Input	<p><b>FAULTA0–2</b>— These three fault input pins are used for disabling selected PWMA outputs in cases where fault conditions originate off-chip.</p>

## 2.7 Serial Peripheral Interface (SPI) Signals

**Table 2-11 Serial Peripheral Interface (SPI) Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	<b>MISO</b>	Input/Output	Input	<b>SPI Master In/Slave Out (MISO)</b> —This serial data pin is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high impedance state if the slave device is not selected.
	<b>GPIOE6</b>	Input/Output	Input	<b>Port E GPIO</b> —This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.  After reset, the default state is MISO.
1	<b>MOSI</b>	Input/Output	Input	<b>SPI Master Out/Slave In (MOSI)</b> —This serial data pin is an output from a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge that the slave device uses to latch the data.
	<b>GPIOE5</b>	Input/Output	Input	<b>Port E GPIO</b> —This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.  After reset, the default state is MOSI.
1	<b>SCLK</b>	Input/Output	Input	<b>SPI Serial Clock</b> —In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.
	<b>GPIOE4</b>	Input/Output	Input	<b>Port E GPIO</b> —This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.  After reset, the default state is SCLK.
1	<b><math>\overline{SS}</math></b>	Input	Input	<b>SPI Slave Select</b> —In master mode, this pin is used to arbitrate multiple masters. In slave mode, this pin is used to select the slave.
	<b>GPIOE7</b>	Input/Output	Input	<b>Port E GPIO</b> —This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.  After reset, the default state is $\overline{SS}$ .

## 2.8 Quadrature Decoder Signals

**Table 2-12 Quadrature Decoder (Quad Dec0) Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	<b>PHASEA0</b>	Input	Input	<b>Phase A</b> —Quadrature Decoder #0 PHASEA input
	<b>TA0</b>	Input/Output	Input	<b>TA0</b> —Timer A Channel 0
1	<b>PHASEB0</b>	Input	Input	<b>Phase B</b> —Quadrature Decoder #0 PHASEB input
	<b>TA1</b>	Input/Output	Input	<b>TA1</b> —Timer A Channel 1
1	<b>INDEX0</b>	Input	Input	<b>Index</b> —Quadrature Decoder #0 INDEX input
	<b>TA2</b>	Input/Output	Input	<b>TA2</b> —Timer A Channel 2
1	<b>HOME0</b>	Input	Input	<b>Home</b> —Quadrature Decoder #0 HOME input
	<b>TA3</b>	Input/Output	Input	<b>TA3</b> —Timer A Channel 3

## 2.9 Serial Communications Interface (SCI) Signals

**Table 2-13 Serial Communications Interface (SCI0) Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	<b>TXD0</b>	Output	Input	<b>Transmit Data (TXD0)</b> —SCI0 transmit data output
	<b>GPIOE0</b>	Input/Output	Input	<b>Port E GPIO</b> —This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.  After reset, the default state is SCI output.
1	<b>RXD0</b>	Input	Input	<b>Receive Data (RXD0)</b> —SCI0 receive data input
	<b>GPIOE1</b>	Input/Output	Input	<b>Port E GPIO</b> —This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.  After reset, the default state is SCI input.

## 2.10 CAN Signals

Table 2-14 CAN Module Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	MSCAN_RX	Input (Schmitt)	Input	<b>MSCAN Receive Data</b> —This is the MSCAN input. This pin has an internal pull-up resistor.
1	MSCAN_TX	Output	Output	<b>MSCAN Transmit Data</b> —MSCAN output. CAN output is open-drain output and a pull-up resistor is needed.

## 2.11 Analog-to-Digital Converter (ADC) Signals

Table 2-15 Analog to Digital Converter Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
4	ANA0–3	Input	Input	<b>ANA0–3</b> —Analog inputs to ADC channel 1
4	ANA4–7	Input	Input	<b>ANA4–7</b> —Analog inputs to ADC channel 2
1	VREF	Input	Input	<b>VREF</b> —Analog reference voltage for ADC. Must be set to $V_{DDA}-0.3V$ for optimal performance.

## 2.12 Quad Timer Module Signals

Table 2-16 Quad Timer Module Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
2	TD1–2	Input/Output	Input	<b>TD1–2</b> —Timer D Channel 1–2



## 2.13 JTAG/OnCE

**Table 2-17 JTAG/On-Chip Emulation (OnCE) Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	<b>TCK</b>	Input (Schmitt)	Input, pulled low internally	<b>Test Clock Input</b> —This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/OnCE port. The pin is connected internally to a pull-down resistor.
1	<b>TMS</b>	Input (Schmitt)	Input, pulled high internally	<b>Test Mode Select Input</b> —This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.  <b>Note:</b> Always tie the TMS pin to $V_{DD}$ through a 2.2K resistor.
1	<b>TDI</b>	Input (Schmitt)	Input, pulled high internally	<b>Test Data Input</b> —This input pin provides a serial input data stream to the JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.
1	<b>TDO</b>	Output	Tri-stated	<b>Test Data Output</b> —This tri-statable output pin provides a serial output data stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR controller states, and changes on the falling edge of TCK.
1	<b><math>\overline{\text{TRST}}</math></b>	Input (Schmitt)	Input, pulled high internally	<b>Test Reset</b> —As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, $\overline{\text{TRST}}$ should be asserted at power-up and whenever $\overline{\text{RESET}}$ is asserted. The only exception occurs in a debugging environment when a hardware device reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert RESET, but do not assert $\overline{\text{TRST}}$ .  <b>Note:</b> For normal operation, connect $\overline{\text{TRST}}$ directly to $V_{SS}$ . If the design is to be used in a debugging environment, $\overline{\text{TRST}}$ may be tied to $V_{SS}$ through a 1K resistor.
1	<b><math>\overline{\text{DE}}</math></b>	Output	Output	<b>Debug Event</b> — $\overline{\text{DE}}$ provides a low pulse on recognized debug events.

## Part 3 Specifications

### 3.1 General Characteristics

The 56F803 is fabricated in high-density CMOS with 5-V tolerant TTL-compatible digital inputs. The term “5-V tolerant” refers to the capability of an I/O pin, built on a 3.3V-compatible process technology, to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V and 5V-compatible I/O voltage levels (a standard 3.3V I/O is designed to receive a maximum voltage of  $3.3V \pm 10\%$  during normal operation without causing damage). This 5V-tolerant capability therefore offers the power savings of 3.3V I/O levels while being able to receive 5V levels without being damaged.

Absolute maximum ratings given in **Table 3-1** are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

The 56F803 DC/AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

**CAUTION**

**This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.**

**Table 3-1 Absolute Maximum Ratings**

Characteristic	Symbol	Min	Max	Unit
Supply voltage	$V_{DD}$	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V
All other input voltages, excluding Analog inputs	$V_{IN}$	$V_{SS} - 0.3$	$V_{SS} + 5.5V$	V
Voltage difference $V_{DD}$ to $V_{DDA}$	$\Delta V_{DD}$	- 0.3	0.3	V
Voltage difference $V_{SS}$ to $V_{SSA}$	$\Delta V_{SS}$	- 0.3	0.3	V
Analog inputs ANA0-7 and VREF	$V_{IN}$	$V_{SSA} - 0.3$	$V_{DDA} + 0.3$	V
Analog inputs EXTAL and XTAL	$V_{IN}$	$V_{SSA} - 0.3$	$V_{SSA} + 3.0$	V
Current drain per pin excluding $V_{DD}$ , $V_{SS}$ , PWM outputs, TCS, $V_{PP}$ , $V_{DDA}$ , $V_{SSA}$	I	—	10	mA

**Table 3-2 Recommended Operating Conditions**

Characteristic	Symbol	Min	Typ	Max	Unit
Supply voltage, digital	$V_{DD}$	3.0	3.3	3.6	V
Supply Voltage, analog	$V_{DDA}$	3.0	3.3	3.6	V
Voltage difference $V_{DD}$ to $V_{DDA}$	$\Delta V_{DD}$	-0.1	-	0.1	V

**Table 3-2 Recommended Operating Conditions**

Characteristic	Symbol	Min	Typ	Max	Unit
Voltage difference $V_{SS}$ to $V_{SSA}$	$\Delta V_{SS}$	-0.1	-	0.1	V
ADC reference voltage	VREF	2.7	-	$V_{DDA}$	V
Ambient operating temperature	$T_A$	-40	-	85	°C

**Table 3-3 Thermal Characteristics<sup>6</sup>**

Characteristic	Comments	Symbol	Value	Unit	Notes
			100-pin LQFP		
Junction to ambient Natural convection		$R_{\theta JA}$	41.7	°C/W	2
Junction to ambient (@1m/sec)		$R_{\theta JMA}$	37.2	°C/W	2
Junction to ambient Natural convection	Four layer board (2s2p)	$R_{\theta JMA}$ (2s2p)	34.2	°C/W	1,2
Junction to ambient (@1m/sec)	Four layer board (2s2p)	$R_{\theta JMA}$	32	°C/W	1,2
Junction to case		$R_{\theta JC}$	10.2	°C/W	3
Junction to center of case		$\Psi_{JT}$	0.8	°C/W	4, 5
I/O pin power dissipation		$P_{I/O}$	User Determined	W	
Power dissipation		$P_D$	$P_D = (I_{DD} \times V_{DD} + P_{I/O})$	W	
Junction to center of case		$P_{DMAX}$	$(T_J - T_A) / R_{\theta JA}$	W	7

**Notes:**

1. Theta-JA determined on 2s2p test boards is frequently lower than would be observed in an application. Determined on 2s2p thermal test board.
2. Junction to ambient thermal resistance, Theta-JA ( $R_{\theta JA}$ ) was simulated to be equivalent to the JEDEC specification JESD51-2 in a horizontal configuration in natural convection. Theta-JA was also simulated on a thermal test board with two internal planes (2s2p where “s” is the number of signal layers and “p” is the number of planes) per JESD51-6 and JESD51-7. The correct name for Theta-JA for forced convection or with the non-single layer boards is Theta-JMA.
3. Junction to case thermal resistance, Theta-JC ( $R_{\theta JC}$ ), was simulated to be equivalent to the measured values using the cold plate technique with the cold plate temperature used as the “case” temperature. The basic cold plate measurement technique is described by MIL-STD 883D, Method 1012.1. This is the correct thermal metric to use to calculate thermal performance when the package is being used with a heat sink.

4. Thermal Characterization Parameter, Psi-JT ( $\Psi_{JT}$ ), is the “resistance” from junction to reference point thermocouple on top center of case as defined in JESD51-2.  $\Psi_{JT}$  is a useful value to use to estimate junction temperature in steady state customer environments.
5. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
6. See Section 5.1 from more details on thermal design considerations.
7. TJ = Junction Temperature  
TA = Ambient Temperature

## 3.2 DC Electrical Characteristic

**Table 3-4 DC Electrical Characteristics**

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0$ – $3.6$  V,  $T_A = -40^\circ$  to  $+85^\circ$ C,  $C_L \leq 50$ pF,  $f_{op} = 80$ MHz

Characteristic	Symbol	Min	Typ	Max	Unit
Input high voltage (XTAL/EXTAL)	$V_{IHC}$	2.25	—	2.75	V
Input low voltage (XTAL/EXTAL)	$V_{ILC}$	0	—	0.5	V
Input high voltage (Schmitt trigger inputs) <sup>1</sup>	$V_{IHS}$	2.2	—	5.5	V
Input low voltage (Schmitt trigger inputs) <sup>1</sup>	$V_{ILS}$	-0.3	—	0.8	V
Input high voltage (all other digital inputs)	$V_{IH}$	2.0	—	5.5	V
Input low voltage (all other digital inputs)	$V_{IL}$	-0.3	—	0.8	V
Input current high (pullup/pulldown resistors disabled, $V_{IN}=V_{DD}$ )	$I_{IH}$	-1	—	1	$\mu$ A
Input current low (pullup/pulldown resistors disabled, $V_{IN}=V_{SS}$ )	$I_{IL}$	-1	—	1	$\mu$ A
Input current high (with pullup resistor, $V_{IN}=V_{DD}$ )	$I_{IHPU}$	-1	—	1	$\mu$ A
Input current low (with pullup resistor, $V_{IN}=V_{SS}$ )	$I_{ILPU}$	-210	—	-50	$\mu$ A
Input current high (with pulldown resistor, $V_{IN}=V_{DD}$ )	$I_{IHPD}$	20	—	180	$\mu$ A
Input current low (with pulldown resistor, $V_{IN}=V_{SS}$ )	$I_{ILPD}$	-1	—	1	$\mu$ A
Nominal pullup or pulldown resistor value	$R_{PU}$ , $R_{PD}$		30		K $\Omega$
Output tri-state current low	$I_{OZL}$	-10	—	10	$\mu$ A
Output tri-state current high	$I_{OZH}$	-10	—	10	$\mu$ A

**Table 3-4 DC Electrical Characteristics (Continued)**Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{C}$ ,  $C_L \leq 50\text{pF}$ ,  $f_{op} = 80\text{MHz}$ 

Characteristic	Symbol	Min	Typ	Max	Unit
Input current high (analog inputs, $V_{IN}=V_{DDA}$ ) <sup>2</sup>	$I_{IHA}$	-15	—	15	$\mu\text{A}$
Input current low (analog inputs, $V_{IN}=V_{SSA}$ ) <sup>2</sup>	$I_{ILA}$	-15	—	15	$\mu\text{A}$
Output High Voltage (at IOH)	$V_{OH}$	$V_{DD} - 0.7$	—	—	V
Output Low Voltage (at IOL)	$V_{OL}$	—	—	0.4	V
Output source current	$I_{OH}$	4	—	—	mA
Output sink current	$I_{OL}$	4	—	—	mA
PWM pin output source current <sup>3</sup>	$I_{OHP}$	10	—	—	mA
PWM pin output sink current <sup>4</sup>	$I_{OLP}$	16	—	—	mA
Input capacitance	$C_{IN}$	—	8	—	pF
Output capacitance	$C_{OUT}$	—	12	—	pF
$V_{DD}$ supply current	$I_{DDT}$ <sup>5</sup>				
Run <sup>6</sup>		—	126	152	mA
Wait <sup>7</sup>		—	105	129	mA
Stop		—	60	84	mA
Low Voltage Interrupt, external power supply <sup>8</sup>	$V_{EIO}$	2.4	2.7	3.0	V
Low Voltage Interrupt, internal power supply <sup>9</sup>	$V_{EIC}$	2.0	2.2	2.4	V
Power on Reset <sup>10</sup>	$V_{POR}$	—	1.7	2.0	V

1. Schmitt Trigger inputs are: EXTBOOT,  $\overline{IRQA}$ ,  $\overline{IRQB}$ ,  $\overline{RESET}$ , ISA0-2, FAULTA0-3, TCS, TCK,  $\overline{TRST}$ , TMS, TDI, and MSCAN\_RX

2. Analog inputs are: ANA[0:7], XTAL and EXTAL. Specification assumes ADC is not sampling.

3. PWM pin output source current measured with 50% duty cycle.

4. PWM pin output sink current measured with 50% duty cycle.

5.  $I_{DDT} = I_{DD} + I_{DDA}$  (Total supply current for  $V_{DD} + V_{DDA}$ )

6. Run (operating)  $I_{DD}$  measured using 8MHz clock source. All inputs 0.2V from rail; outputs unloaded. All ports configured as inputs; measured with all modules enabled.

7. Wait  $I_{DD}$  measured using external square wave clock source ( $f_{osc} = 8\text{MHz}$ ) into XTAL; all inputs 0.2V from rail; no DC loads; less than 50pF on all outputs.  $C_L = 20\text{pF}$  on EXTAL; all ports configured as inputs; EXTAL capacitance linearly affects wait  $I_{DD}$ ; measured with PLL enabled.

8. This low-voltage interrupt monitors the  $V_{DDA}$  external power supply.  $V_{DDA}$  is generally connected to the same potential as  $V_{DD}$  via separate traces. If  $V_{DDA}$  drops below  $V_{EIO}$ , an interrupt is generated. Functionality of the device is guaranteed under transient conditions when  $V_{DDA} \geq V_{EIO}$  (between the minimum specified  $V_{DD}$  and the point when the  $V_{EIO}$  interrupt is generated).

9. This low voltage interrupt monitors the internally regulated core power supply. If the output from the internal voltage is regulator drops below  $V_{EIC}$ , an interrupt is generated. Since the core logic supply is internally regulated, this interrupt will not be generated unless the external power supply drops below the minimum specified value (3.0V).

10. Power-on reset occurs whenever the internally regulated 2.5V digital supply drops below 1.5V typical. While power is ramping up, this signal remains active as long as the internal 2.5V is below 1.5V typical, no matter how long the ramp-up rate is. The internally regulated voltage is typically 100mV less than  $V_{DD}$  during ramp-up, until 2.5V is reached, at which time it self-regulates.





Figure 3-1 Maximum Run IDD vs. Frequency (see Note 6. in Table 3-14)

### 3.3 AC Electrical Characteristics

Timing waveforms in Section 3.3 are tested using the  $V_{IL}$  and  $V_{IH}$  levels specified in the DC Characteristics table. In Figure 3-2 the levels of  $V_{IH}$  and  $V_{IL}$  for an input signal are shown.




Note: The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

**Figure 3-2 Input Signal Measurement References**

**Figure 3-3** shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state
- Tri-stated, when a bus or signal is placed in a high impedance state
- Data Valid state, when a signal level has reached  $V_{OL}$  or  $V_{OH}$
- Data Invalid state, when a signal level is in transition between  $V_{OL}$  and  $V_{OH}$



**Figure 3-3 Signal States**

## 3.4 Flash Memory Characteristics

**Table 3-5 Flash Memory Truth Table**

Mode	XE <sup>1</sup>	YE <sup>2</sup>	SE <sup>3</sup>	OE <sup>4</sup>	PROG <sup>5</sup>	ERASE <sup>6</sup>	MAS1 <sup>7</sup>	NVSTR <sup>8</sup>
Standby	L	L	L	L	L	L	L	L
Read	H	H	H	H	L	L	L	L
Word Program	H	H	L	L	H	L	L	H
Page Erase	H	L	L	L	L	H	L	H
Mass Erase	H	L	L	L	L	H	H	H

1. X address enable, all rows are disabled when XE = 0
2. Y address enable, YMUX is disabled when YE = 0
3. Sense amplifier enable
4. Output enable, tri-state Flash data out bus when OE = 0

5. Defines program cycle
6. Defines erase cycle
7. Defines mass erase cycle, erase whole block
8. Defines non-volatile store cycle

**Table 3-6 IFREN Truth Table**

Mode	IFREN = 1	IFREN = 0
Read	Read information block	Read main memory block
Word program	Program information block	Program main memory block
Page erase	Erase information block	Erase main memory block
Mass erase	Erase both block	Erase main memory block

**Table 3-7 Flash Timing Parameters**

Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$ ,  $C_L \leq 50\text{ pF}$

Characteristic	Symbol	Min	Typ	Max	Unit	Figure
Program time	$T_{\text{prog}}^*$	20	–	–	us	Figure 3-4
Erase time	$T_{\text{erase}}^*$	20	–	–	ms	Figure 3-5
Mass erase time	$T_{\text{me}}^*$	100	–	–	ms	Figure 3-6
Endurance <sup>1</sup>	$E_{\text{CYC}}$	10,000	20,000	–	cycles	
Data Retention <sup>1</sup>	$D_{\text{RET}}$	10	30	–	years	

The following parameters should only be used in the Manual Word Programming Mode


PROG/ERASE to NVSTR set up time	$T_{\text{nv}}^*$	–	5	–	us	Figure 3-4, Figure 3-5, Figure 3-6
NVSTR hold time	$T_{\text{nvh}}^*$	–	5	–	us	Figure 3-4, Figure 3-5
NVSTR hold time (mass erase)	$T_{\text{nvh1}}^*$	–	100	–	us	Figure 3-6
NVSTR to program set up time	$T_{\text{pgs}}^*$	–	10	–	us	Figure 3-4
Recovery time	$T_{\text{rcv}}^*$	–	1	–	us	Figure 3-4, Figure 3-5, Figure 3-6



**Table 3-7 Flash Timing Parameters (Continued)**Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$ ,  $C_L \leq 50\text{ pF}$ 

Characteristic	Symbol	Min	Typ	Max	Unit	Figure
Cumulative program HV period <sup>2</sup>	$T_{hv}$	–	3	–	ms	Figure 3-4
Program hold time <sup>3</sup>	$T_{pgh}$	–	–	–		Figure 3-4
Address/data set up time <sup>3</sup>	$T_{ads}$	–	–	–		Figure 3-4
Address/data hold time <sup>3</sup>	$T_{adh}$	–	–	–		Figure 3-4

- One cycle is equal to an erase program and read.
  - $T_{hv}$  is the cumulative high voltage programming time to the same row before next erase. The same address cannot be programmed twice before next erase.
  - Parameters are guaranteed by design in smart programming mode and must be one cycle or greater.
- \*The Flash interface unit provides registers for the control of these parameters.

**Figure 3-4 Flash Program Cycle**




Figure 3-5 Flash Erase Cycle




Figure 3-6 Flash Mass Erase Cycle

## 3.5 External Clock Operation

The 56F803 system clock can be derived from an external crystal or an external system clock signal. To generate a reference frequency using the internal oscillator, a reference crystal must be connected between the EXTAL and XTAL pins.


### 3.5.1 Crystal Oscillator

The internal oscillator is also designed to interface with a parallel-resonant crystal resonator in the frequency range specified for the external crystal in [Table 3-9](#). In [Figure 3-7](#) a recommended crystal oscillator circuit is shown. Follow the crystal supplier's recommendations when selecting a crystal, because crystal parameters determine the component values required to provide maximum stability and reliable start-up. The crystal and associated components should be mounted as close as possible to the EXTAL and XTAL pins to minimize output distortion and start-up stabilization time. The internal 56F80x oscillator circuitry is designed to have no external load capacitors present. As shown in [Figure 3-8](#) no external load capacitors should be used.

The 56F80x components internally are modeled as a parallel resonant oscillator circuit to provide a capacitive load on each of the oscillator pins (XTAL and EXTAL) of 10pF to 13pF over temperature and process variations. Using a typical value of internal capacitance on these pins of 12pF and a value of 3pF as a typical circuit board trace capacitance the parallel load capacitance presented to the crystal is 9pF as determined by the following equation:

$$CL = \frac{CL1 * CL2}{CL1 + CL2} + Cs = \frac{12 * 12}{12 + 12} + 3 = 6 + 3 = 9pF$$


This is the value load capacitance that should be used when selecting a crystal and determining the actual frequency of operation of the crystal oscillator circuit.



**Figure 3-7 Connecting to a Crystal Oscillator**

### 3.5.2 Ceramic Resonator

It is also possible to drive the internal oscillator with a ceramic resonator, assuming the overall system design can tolerate the reduced signal integrity. In **Figure 3-8**, a typical ceramic resonator circuit is shown. Refer to supplier's recommendations when selecting a ceramic resonator and associated components. The resonator and components should be mounted as close as possible to the EXTAL and XTAL pins. The internal 56F80x oscillator circuitry is designed to have no external load capacitors present. As shown in **Figure 3-7** no external load capacitors should be used.




**Figure 3-8 Connecting a Ceramic Resonator**

**Note:** Freescale recommends only two terminal ceramic resonators vs. three terminal resonators (which contain an internal bypass capacitor to ground).

### 3.5.3 External Clock Source

The recommended method of connecting an external clock is given in **Figure 3-9**. The external clock source is connected to XTAL and the EXTAL pin is grounded.




**Figure 3-9 Connecting an External Clock Signal**

**Table 3-8 External Clock Operation Timing Requirements<sup>3</sup>**  
 Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{C}$

Characteristic	Symbol	Min	Typ	Max	Unit
Frequency of operation (external clock driver) <sup>1</sup>	$f_{osc}$	0	—	80	MHz
Clock Pulse Width <sup>2, 3</sup>	$t_{PW}$	6.25	—	—	ns

1. See [Figure 3-9](#) for details on using the recommended connection of an external clock driver.
2. The high or low pulse width must be no smaller than 6.25ns or the chip will not function. However, the high pulse width does not have to be any particular percent of the low pulse width.
3. Parameters listed are guaranteed by design.



Note: The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

**Figure 3-10 External Clock Timing**

### 3.5.4 Phase Locked Loop Timing

**Table 3-9 PLL Timing**

Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{C}$

Characteristic	Symbol	Min	Typ	Max	Unit
External reference crystal frequency for the PLL <sup>1</sup>	$f_{osc}$	4	8	10	MHz
PLL output frequency <sup>2</sup>	$f_{out}/2$	40	—	110	MHz
PLL stabilization time <sup>3</sup> $0^\circ\text{ to }+85^\circ\text{C}$	$t_{plls}$	—	1	10	ms
PLL stabilization time <sup>3</sup> $-40^\circ\text{ to }0^\circ\text{C}$	$t_{plls}$	—	100	200	ms

1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8MHz input crystal.
2. ZCLK may not exceed 80MHz. For additional information on ZCLK and  $f_{out}/2$ , please refer to the OCCS chapter in the User Manual.  $ZCLK = f_{op}$
3. This is the minimum time required after the PLL set-up is changed to ensure reliable operation.

### 3.6 External Bus Asynchronous Timing

**Table 3-10 External Bus Asynchronous Timing<sup>1, 2</sup>**

Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{C}$ ,  $C_L \leq 50\text{pF}$ ,  $f_{op} = 80\text{MHz}$

Characteristic	Symbol	Min	Max	Unit
Address Valid to $\overline{WR}$ Asserted	$t_{AWR}$	6.5	—	ns
$\overline{WR}$ Width Asserted Wait states = 0 Wait states > 0	$t_{WR}$	7.5 ( $T \cdot WS$ ) + 7.5	— —	ns ns
$\overline{WR}$ Asserted to D0–D15 Out Valid	$t_{WRD}$	—	4.2	ns
Data Out Hold Time from $\overline{WR}$ Deasserted	$t_{DOH}$	4.8	—	ns
Data Out Set Up Time to $\overline{WR}$ Deasserted Wait states = 0 Wait states > 0	$t_{DOS}$	2.2 ( $T \cdot WS$ ) + 6.4	— —	ns ns
$\overline{RD}$ Deasserted to Address Not Valid	$t_{RDA}$	0	—	ns
Address Valid to $\overline{RD}$ Deasserted Wait states = 0 Wait states > 0	$t_{ARDD}$	18.7 ( $T \cdot WS$ ) + 18.7	—	ns ns

**Table 3-10 External Bus Asynchronous Timing<sup>1, 2</sup> (Continued)**Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{C}$ ,  $C_L \leq 50\text{pF}$ ,  $f_{op} = 80\text{MHz}$ 

Characteristic	Symbol	Min	Max	Unit
Input Data Hold to $\overline{\text{RD}}$ Deasserted	$t_{\text{DRD}}$	0	—	ns
$\overline{\text{RD}}$ Assertion Width Wait states = 0 Wait states > 0	$t_{\text{RD}}$	19 (T*WS) + 19	— —	ns ns
Address Valid to Input Data Valid Wait states = 0 Wait states > 0	$t_{\text{AD}}$	— —	1 (T*WS) + 1	ns ns
Address Valid to $\overline{\text{RD}}$ Asserted	$t_{\text{ARDA}}$	-4.4	—	ns
$\overline{\text{RD}}$ Asserted to Input Data Valid Wait states = 0 Wait states > 0	$t_{\text{RDD}}$	— —	2.4 (T*WS) + 2.4	ns ns
$\overline{\text{WR}}$ Deasserted to $\overline{\text{RD}}$ Asserted	$t_{\text{WRRD}}$	6.8	—	ns
$\overline{\text{RD}}$ Deasserted to $\overline{\text{RD}}$ Asserted	$t_{\text{RDRD}}$	0	—	ns
$\overline{\text{WR}}$ Deasserted to $\overline{\text{WR}}$ Asserted	$t_{\text{WRWR}}$	14.1	—	ns
$\overline{\text{RD}}$ Deasserted to $\overline{\text{WR}}$ Asserted	$t_{\text{RDWR}}$	12.8	—	ns


1. Timing is both wait state and frequency dependent. In the formulas listed, WS = the number of wait states and T = Clock Period. For 80MHz operation, T = 12.5ns.
2. Parameters listed are guaranteed by design.

To calculate the required access time for an external memory for any frequency < 80Mhz, use this formula:

Top = Clock period @ desired operating frequency

WS = Number of wait states

Memory Access Time = (Top\*WS) + (Top- 11.5)



Note: During read-modify-write instructions and internal instructions, the address lines do not change state.

**Figure 3-11 External Bus Asynchronous Timing**

### 3.7 Reset, Stop, Wait, Mode Select, and Interrupt Timing

**Table 3-11 Reset, Stop, Wait, Mode Select, and Interrupt Timing** <sup>1, 5</sup>  
 Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$ ,  $C_L \leq 50\text{ pF}$


Characteristic	Symbol	Min	Max	Unit	See Figure
$\overline{\text{RESET}}$ Assertion to Address, Data and Control Signals High Impedance	$t_{\text{RAZ}}$	—	21	ns	Figure 3-12
Minimum $\overline{\text{RESET}}$ Assertion Duration <sup>2</sup>	$t_{\text{RA}}$	275,000T	—	ns	Figure 3-12
OMR Bit 6 = 0		128T	—	ns	
$\overline{\text{RESET}}$ De-assertion to First External Address Output	$t_{\text{RDA}}$	33T	34T	ns	Figure 3-12




**Table 3-11 Reset, Stop, Wait, Mode Select, and Interrupt Timing (Continued)<sup>1, 5</sup>**Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{C}$ ,  $C_L \leq 50\text{ pF}$ 

Characteristic	Symbol	Min	Max	Unit	See Figure
Edge-sensitive Interrupt Request Width	$t_{IRW}$	1.5T	—	ns	Figure 3-13
$\overline{IRQA}$ , $\overline{IRQB}$ Assertion to External Data Memory Access Out Valid, caused by first instruction execution in the interrupt service routine	$t_{IDM}$	15T	—	ns	Figure 3-14
$\overline{IRQA}$ , $\overline{IRQB}$ Assertion to General Purpose Output Valid, caused by first instruction execution in the interrupt service routine	$t_{IG}$	16T	—	ns	Figure 3-14
$\overline{IRQA}$ Low to First Valid Interrupt Vector Address Out recovery from Wait State <sup>3</sup>	$t_{IRI}$	13T	—	ns	Figure 3-15
$\overline{IRQA}$ Width Assertion to Recover from Stop State <sup>4</sup>	$t_{IW}$	2T	—	ns	Figure 3-16
Delay from $\overline{IRQA}$ Assertion to Fetch of first instruction (exiting Stop) OMR Bit 6 = 0 OMR Bit 6 = 1	$t_{IF}$	— —	275,000T 12T	ns ns	Figure 3-16
Duration for Level Sensitive $\overline{IRQA}$ Assertion to Cause the Fetch of First $\overline{IRQA}$ Interrupt Instruction (exiting Stop) OMR Bit 6 = 0 OMR Bit 6 = 1	$t_{IRQ}$	— —	275,000T 12T	ns ns	Figure 3-17
Delay from Level Sensitive $\overline{IRQA}$ Assertion to First Interrupt Vector Address Out Valid (exiting Stop) OMR Bit 6 = 0 OMR Bit 6 = 1	$t_{II}$	— —	275,000T 12T	ns ns	Figure 3-17


- In the formulas, T = clock cycle. For an operating frequency of 80MHz, T = 12.5ns.
- Circuit stabilization delay is required during reset when using an external clock or crystal oscillator in two cases:
  - After power-on reset
  - When recovering from Stop state
- The minimum is specified for the duration of an edge-sensitive  $\overline{IRQA}$  interrupt required to recover from the Stop state. This is not the minimum required so that the  $\overline{IRQA}$  interrupt is accepted.
- The interrupt instruction fetch is visible on the pins only in Mode 3.
- Parameters listed are guaranteed by design.




**Figure 3-12 Asynchronous Reset Timing**



**Figure 3-13 External Interrupt Timing (Negative-Edge-Sensitive)**



a) First Interrupt Instruction Execution




b) General Purpose I/O


**Figure 3-14 External Level-Sensitive Interrupt Timing**



**Figure 3-15 Interrupt from Wait State Timing**



**Figure 3-16 Recovery from Stop State Using Asynchronous Interrupt Timing**



**Figure 3-17 Recovery from Stop State Using  $\overline{IRQA}$  Interrupt Service**

## 3.8 Serial Peripheral Interface (SPI) Timing

**Table 3-12 SPI Timing<sup>1</sup>**


Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0$ – $3.6$  V,  $T_A = -40^\circ$  to  $+85^\circ$  C,  $C_L \leq 50$  pF,  $f_{OP} = 80$  MHz


Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time Master Slave	$t_C$	50 25	— —	ns ns	Figures 3-18, , 3-20, 3-21
Enable lead time Master Slave	$t_{ELD}$	— 25	— —	ns ns	Figure 3-21
Enable lag time Master Slave	$t_{ELG}$	— 100	— —	ns ns	Figure 3-21
Clock (SCLK) high time Master Slave	$t_{CH}$	17.6 12.5	— —	ns ns	Figures 3-18, , 3-20, 3-21
Clock (SCLK) low time Master Slave	$t_{CL}$	24.1 25	— —	ns ns	Figures 3-18, , 3-20, 3-21
Data set-up time required for inputs Master Slave	$t_{DS}$	20 0	— —	ns ns	Figures 3-18, , 3-20, 3-21
Data hold time required for inputs Master Slave	$t_{DH}$	0 2	— —	ns ns	Figures 3-18, , 3-20, 3-21
Access time (time to data active from high-impedance state) Slave	$t_A$	4.8	15	ns	Figure 3-21
Disable time (hold time to high-impedance state) Slave	$t_D$	3.7	15.2	ns	Figure 3-21

**Table 3-12 SPI Timing<sup>1</sup>**Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$ ,  $C_L \leq 50\text{ pF}$ ,  $f_{OP} = 80\text{ MHz}$ 


Characteristic	Symbol	Min	Max	Unit	See Figure
Data Valid for outputs Master Slave (after enable edge)	$t_{DV}$	—	4.5 20.4	ns ns	Figures 3-18, , 3-20, 3-21
Data invalid Master Slave	$t_{DI}$	0 0	— —	ns ns	Figures 3-18, , 3-20, 3-21
Rise time Master Slave	$t_R$	— —	11.5 10.0	ns ns	Figures 3-18, , 3-20, 3-21
Fall time Master Slave	$t_F$	— —	9.7 9.0	ns ns	Figures 3-18, , 3-20, 3-21

1. Parameters listed are guaranteed by design.

**Figure 3-18 SPI Master Timing (CPHA = 0)**



**Figure 3-19 SPI Master Timing (CPHA = 1)**



**Figure 3-20 SPI Slave Timing (CPHA = 0)**




Figure 3-21 SPI Slave Timing (CPHA = 1)

### 3.9 Quad Timer Timing

Table 3-13 Timer Timing<sup>1, 2</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$ ,  $C_L \leq 50\text{ pF}$ ,  $f_{OP} = 80\text{ MHz}$

Characteristic	Symbol	Min	Max	Unit
Timer input period	$P_{IN}$	$4T+6$	—	ns
Timer input high/low period	$P_{INHL}$	$2T+3$	—	ns
Timer output period	$P_{OUT}$	$2T$	—	ns




**Table 3-13 Timer Timing<sup>1, 2</sup>**

Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$ ,  $C_L \leq 50\text{ pF}$ ,  $f_{OP} = 80\text{ MHz}$

Timer output high/low period	$P_{OUTHL}$	$1T$	—	ns
------------------------------	-------------	------	---	----

1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12.5ns.
2. Parameters listed are guaranteed by design.



**Figure 3-22 Timer Timing**

### 3.10 Quadrature Decoder Timing

**Table 3-14 Quadrature Decoder Timing<sup>1,2</sup>**

Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$ ,  $C_L \leq 50\text{ pF}$ ,  $f_{OP} = 80\text{ MHz}$

Characteristic	Symbol	Min	Max	Unit
Quadrature input period	$P_{IN}$	$8T+12$	—	ns
Quadrature input high/low period	$P_{HL}$	$4T+6$	—	ns
Quadrature phase period	$P_{PH}$	$2T+3$	—	ns

1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12. ns.  $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$ ,  $C_L \leq 50\text{ pF}$ .
2. Parameters listed are guaranteed by design.




Figure 3-23 Quadrature Decoder Timing

### 3.11 Serial Communication Interface (SCI) Timing

Table 3-15 SCI Timing<sup>4</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{C}$ ,  $C_L \leq 50\text{ pF}$ ,  $f_{OP} = 80\text{ MHz}$

Characteristic	Symbol	Min	Max	Unit
Baud Rate <sup>1</sup>	BR	—	$(f_{MAX} * 2.5) / (80)$	Mbps
RXD <sup>2</sup> Pulse Width	RXD <sub>PW</sub>	$0.965 / \text{BR}$	$1.04 / \text{BR}$	ns
TXD <sup>3</sup> Pulse Width	TXD <sub>PW</sub>	$0.965 / \text{BR}$	$1.04 / \text{BR}$	ns

- $f_{MAX}$  is the frequency of operation of the system clock in MHz.
- The RXD pin in SCI0 is named RXD0 and the RXD pin in SCI1 is named RXD1.
- The TXD pin in SCI0 is named TXD0 and the TXD pin in SCI1 is named TXD1.
- Parameters listed are guaranteed by design.




Figure 3-24 RXD Pulse Width




Figure 3-25 TXD Pulse Width

## 3.12 Analog-to-Digital Converter (ADC) Characteristics


Table 3-16 ADC Characteristics

Characteristic	Symbol	Min	Typ	Max	Unit
ADC input voltages	$V_{ADCIN}$	0 <sup>1</sup>	—	$V_{REF}$ <sup>2</sup>	V
Resolution	$R_{ES}$	12	—	12	Bits
Integral Non-Linearity <sup>3</sup>	INL	—	+/- 2.5	+/- 4	LSB <sup>4</sup>
Differential Non-Linearity	DNL	—	+/- 0.9	+/- 1	LSB <sup>4</sup>
Monotonicity	GUARANTEED				
ADC internal clock <sup>5</sup>	$f_{ADIC}$	0.5	—	5	MHz
Conversion range	$R_{AD}$	$V_{SSA}$	—	$V_{DDA}$	V
Power-up time	$t_{ADPU}$	—	16	—	$t_{AIC}$ cycles <sup>6</sup>
Conversion time	$t_{ADC}$	—	6	—	$t_{AIC}$ cycles <sup>6</sup>
Sample time	$t_{ADS}$	—	1	—	$t_{AIC}$ cycles <sup>6</sup>
Input capacitance	$C_{ADI}$	—	5	—	pF <sup>6</sup>
Gain Error (transfer gain) <sup>5</sup>	$E_{GAIN}$	0.95	1.00	1.10	—
Offset Voltage <sup>5</sup>	$V_{OFFSET}$	-80	-15	+20	mV
Total Harmonic Distortion <sup>5</sup>	THD	60	64	—	dB
Signal-to-Noise plus Distortion <sup>5</sup>	SINAD	55	60	—	dB
Effective Number of Bits <sup>5</sup>	ENOB	9	10	—	bit
Spurious Free Dynamic Range <sup>5</sup>	SFDR	65	70	—	dB
Bandwidth	BW	—	100	—	KHz

**Table 3-16 ADC Characteristics**

Characteristic	Symbol	Min	Typ	Max	Unit
ADC Quiescent Current (both ADCs)	$I_{ADC}$	—	50	—	mA
$V_{REF}$ Quiescent Current (both ADCs)	$I_{VREF}$	—	12	16.5	mA

1. For optimum ADC performance, keep the minimum  $V_{ADCIN}$  value  $\geq 25mV$ . Inputs less than 25mV may convert to a digital output code of 0.
2.  $V_{REF}$  must be equal to or less than  $V_{DDA}$  and must be greater than 2.7V. For optimal ADC performance, set  $V_{REF}$  to  $V_{DDA}-0.3V$ .
3. Measured in 10-90% range.
4. LSB = Least Significant Bit.
5. Guaranteed by characterization.
6.  $t_{AIC} = 1/f_{ADIC}$



1. Parasitic capacitance due to package, pin to pin, and pin to package base coupling. (1.8pf)
2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing. (2.04pf)
3. Equivalent resistance for the ESD isolation resistor and the channel select mux. (500 ohms)
4. Sampling capacitor at the sample and hold circuit. (1pf)

**Figure 3-26 Equivalent Analog Input Circuit**


### 3.13 Controller Area Network (CAN) Timing

**Table 3-17 CAN Timing<sup>2</sup>**

Operating Conditions:  $V_{SS} = V_{SSA} = 0 V$ ,  $V_{DD} = V_{DDA} = 3.0-3.6 V$ ,  $T_A = -40 \times$  to  $+85 \times C$ ,  $C_L \leq 50pF$ , MSCAN Clock = 30MHz

Characteristic	Symbol	Min	Max	Unit
Baud Rate	$BR_{CAN}$	—	1	Mbps
Bus Wakeup detection <sup>1</sup>	$T_{WAKEUP}$	5	—	$\mu s$

1. If Wakeup glitch filter is enabled during the design initialization and also CAN is put into SLEEP mode then, any bus event (on MSCAN\_RX pin) whose duration is less than 5 micro seconds is filtered away. However, a valid CAN bus wakeup detection takes place for a wakeup pulse equal to or greater than 5 microseconds. The value of 5 microseconds originates from the fact that the CAN wakeup message consists of 5 dominant bits at the highest possible baud rate of 1Mbps.
2. Parameters listed are guaranteed by design.



**Figure 3-27 Bus Wakeup Detection**

## 3.14 JTAG Timing

**Table 3-18 JTAG Timing<sup>1, 3</sup>**


Operating Conditions:  $V_{SS} = V_{SSA} = 0\text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$ ,  $T_A = -40^\circ\text{ to }+85^\circ\text{C}$ ,  $C_L \leq 50\text{ pF}$ ,  $f_{OP} = 80\text{ MHz}$

Characteristic	Symbol	Min	Max	Unit
TCK frequency of operation <sup>2</sup>	$f_{OP}$	DC	10	MHz
TCK cycle time	$t_{CY}$	100	—	ns
TCK clock pulse width	$t_{PW}$	50	—	ns
TMS, TDI data set-up time	$t_{DS}$	0.4	—	ns
TMS, TDI data hold time	$t_{DH}$	1.2	—	ns
TCK low to TDO data valid	$t_{DV}$	—	26.6	ns
TCK low to TDO tri-state	$t_{TS}$	—	23.5	ns
$\overline{\text{TRST}}$ assertion time	$t_{\text{TRST}}$	50	—	ns
$\overline{\text{DE}}$ assertion time	$t_{\text{DE}}$	4T	—	ns

1. Timing is both wait state and frequency dependent. For the values listed,  $T = \text{clock cycle}$ . For 80MHz operation,  $T = 12.5\text{ ns}$ .

2. TCK frequency of operation must be less than 1/8 the processor rate.

3. Parameters listed are guaranteed by design.



**Figure 3-28 Test Clock Input Timing Diagram**




Figure 3-29 Test Access Port Timing Diagram



Figure 3-30 TRST Timing Diagram



Figure 3-31 OnCE—Debug Event

# Part 4 Packaging

## 4.1 Package and Pin-Out Information 56F803

This section contains package and pin-out information for the 100-pin LQFP configuration of the 56F803.





Figure 4-1 Top View, 56F803 100-pin LQFP Package




**Table 4-1 56F803 Pin Identification By Pin Number**

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	D10	26	A14	51	AN2	76	TXD0
2	D11	27	A15	52	AN3	77	RXD0
3	D12	28	V <sub>SS</sub>	53	AN4	78	EXTBOOT
4	D13	29	WR	54	AN5	79	$\overline{\text{RESET}}$
5	D14	30	RD	55	AN6	80	$\overline{\text{DE}}$
6	D15	31	$\overline{\text{IRQA}}$	56	AN7	81	CLKO
7	A0	32	$\overline{\text{IRQB}}$	57	XTAL	82	TD1
8	V <sub>DD</sub>	33	TCS	58	EXTAL	83	TD2
9	V <sub>SS</sub>	34	TCK	59	V <sub>SSA</sub>	84	SS
10	A1	35	TMS	60	V <sub>DDA</sub>	85	MISO
11	A2	36	TDI	61	V <sub>DD</sub>	86	MOSI
12	A3	37	TDO	62	V <sub>DD</sub>	87	SCLK
13	A4	38	TRST	63	V <sub>SS</sub>	88	VCAPC
14	A5	39	VCAPC	64	PHASEA0	89	D0
15	A6	40	ISA0	65	PHASEB0	90	D1
16	A7	41	ISA1	66	V <sub>DD</sub>	91	D2
17	A8	42	ISA2	67	V <sub>SS</sub>	92	V <sub>DD</sub>
18	A9	43	FAULTA0	68	INDEX0	93	V <sub>SS</sub>
19	A10	44	MSCAN_TX	69	HOME0	94	D3
20	A11	45	FAULTA1	70	PWMA0	95	D4
21	A12	46	MSCAN_RX	71	PWMA1	96	D5
22	A13	47	FAULTA2	72	PWMA2	97	D6
23	V <sub>DD</sub>	48	VREF	73	PWMA3	98	D7
24	$\overline{\text{PS}}$	49	AN0	74	PWMA4	99	D8
25	$\overline{\text{DS}}$	50	AN1	75	PWMA5	100	D9



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
  4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-.
  5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
  6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.
  7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.350 (0.014). DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.070 (0.003).
  8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.003).
  9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	13.950	14.050	0.549	0.553
B	13.950	14.050	0.549	0.553
C	1.400	1.600	0.055	0.063
D	0.170	0.270	0.007	0.011
E	1.350	1.450	0.053	0.057
F	0.170	0.230	0.007	0.009
G	0.500 BSC		0.020 BSC	
H	0.050	0.150	0.002	0.006
J	0.090	0.200	0.004	0.008
K	0.500	0.700	0.020	0.028
M	12° REF		12° REF	
N	0.090	0.160	0.004	0.006
Q	1°		5°	
R	0.150	0.250	0.006	0.010
S	15.950	16.050	0.628	0.632
V	15.950	16.050	0.628	0.632
W	0.200 REF		0.008 REF	
X	1.000 REF		0.039 REF	





Figure 4-2 100-pin LQFP Mechanical Information

Please see [www.freescale.com](http://www.freescale.com) for the most current case outline.

## Part 5 Design Considerations

### 5.1 Thermal Design Considerations

An estimation of the chip junction temperature,  $T_J$ , in °C can be obtained from the equation:

$$\text{Equation 1: } T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

$T_A$  = ambient temperature °C

$R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W

$P_D$  = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$\text{Equation 2: } R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

$R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W

$R_{\theta JC}$  = package junction-to-case thermal resistance °C/W

$R_{\theta CA}$  = package case-to-ambient thermal resistance °C/W

$R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on the PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from  $R_{\theta JA}$  do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

#### Definitions:

A complicating factor is the existence of three common definitions for determining the junction-to-case thermal resistance in plastic packages:

- Measure the thermal resistance from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink. This is done to minimize temperature variation

## **How to Reach Us:**

### **Home Page:**

www.freescale.com

### **E-mail:**

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc. 2005. All rights reserved.

DSP56F803  
Rev. 16  
09/2007