Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

16

User's Manual

H8/300L Series

Software Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300L Series

Renesas Electronics

Rev.2.00 2004.12

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Rev. 2.00 Dec 27, 2004 page ii of xii

General Precautions on Handling of Product


- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Rev. 2.00 Dec 27, 2004 page iii of xii







Preface


The H8/300L Series of single-chip microcomputers is built around the high-speed H8/300L CPU, with an architecture featuring eight 16-bit (or sixteen 8-bit) general registers and a concise, optimized instruction set.

This manual gives detailed descriptions of the H8/300L instructions. The descriptions apply to all chips in the H8/300L Series. Assembly-language programmers should also read the separate H8/300 Series Cross Assembler User's Manual.

For hardware details, refer to the hardware manual of the specific chip.

Rev. 2.00 Dec 27, 2004 page v of xii







Main Revisions for this Edition

ltem	Page	Revision (See Manual for Details)
All	—	All references to Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names changed to Renesas Technology Corp.
		Designation for categories changed from "series" to "group"

Rev. 2.00 Dec 27, 2004 page vii of xii



Rev. 2.00 Dec 27, 2004 page viii of xii



Contents

Sect	tion 1 (CPU	1
1.1	Overviev	V	1
	1.1.1	Features	1
	1.1.2	Data Structure	2
	1.1.3	Address Space	5
	1.1.4	Register Configuration	5
1.2	Registers	5	6
	1.2.1	General Registers	6
	1.2.2	Control Registers	6
	1.2.3	Initial Register Values	7
1.3	Instructio	Dns	8
	1.3.1	Types of Instructions	8
	1.3.2	Instruction Functions	9
	1.3.3	Basic Instruction Formats	20
	1.3.4	Addressing Modes and Effective Address Calculation	26
Sect	tion 2 I	Instruction Set	31
2.1		ion Format	31
2.2	-	ons	36
	2.2.1 (1)	ADD (add binary) (byte)	36
	2.2.1 (2)	ADD (add binary) (word)	37
	2.2.2	ADDS (add with sign extension)	38
	2.2.3	ADDX (add with extend carry)	39
	2.2.4	AND (AND logical)	40
	2.2.5	ANDC (AND control register)	41
	2.2.6	BAND (bit AND)	42
	2.2.7	Bcc (branch conditionally)	43
	2.2.8	BCLR (bit clear)	46
	2.2.9	BIAND (bit invert AND)	47
	2.2.10	BILD (bit invert load)	48
	2.2.11	BIOR (bit invert inclusive OR)	49
	2.2.12	BIST (bit invert store)	50
	2.2.13	BIXOR (bit invert exclusive OR)	51
	2.2.14	BLD (bit load)	52
	2.2.15	BNOT (bit NOT)	53
	2.2.16	BOR (bit inclusive OR)	54
	2.2.17	BSET (bit set)	55

Rev. 2.00 Dec 27, 2004 page ix of xii

2.2.18	BSR (branch to subroutine)	56
2.2.19	BST (bit store)	57
2.2.20	BTST (bit test)	58
2.2.21	BXOR (bit exclusive OR)	59
2.2.22 (1)	CMP (compare) (byte)CMP	60
2.2.22 (2)	CMP (compare) (word)CMP	61
2.2.23	DAA (decimal adjust add)	62
2.2.24	DAS (decimal adjust subtract)	64
2.2.25	DEC (decrement)	65
2.2.26	DIVXU (divide extend as unsigned)	66
2.2.27	EEPMOV (move data to EEPROM)	68
2.2.28	INC (increment)	69
2.2.29	JMP (jump)	70
2.2.30	JSR (Jump to subroutine)	71
2.2.31	LDC (load to control register) LDC	72
2.2.32 (1)	MOV (move data) (byte)MOV	73
	MOV (move data) (word)MOV	74
	MOV (move data) (byte)MOV	75
2.2.32 (4)	MOV (move data) (word)MOV	76
	MOV (move data) (byte)MOV	77
2.2.32 (6)	MOV (move data) (word)MOV	78
2.2.33	MULXU (multiply extend as unsigned)	79
2.2.34	NEG (negate)	80
2.2.35	NOP (no operation)	81
2.2.36	NOT (NOT = logical complement)	82
2.2.37	OR (inclusive OR logical)	83
2.2.38	ORC (inclusive OR control register)	84
2.2.39	POP (pop data)	85
2.2.40	PUSH (push data)	86
2.2.41	ROTL (rotate left)	87
2.2.42	ROTR (rotate right)	88
2.2.43	ROTXL (rotate with extend carry left)	89
2.2.44	ROTXR (rotate with extend carry right)	90
2.2.45	RTE (return from exception)	91
2.2.46	RTS (return from subroutine)	92
2.2.47	SHAL (shift arithmetic left)	93
2.2.48	SHAR (shift arithmetic right)	94
2.2.49	SHLL (shift logical left)	95
2.2.50	SHLR (shift logical right)	96
2.2.51	SLEEP (sleep)	97
2.2.52	STC (store from control register)	98

Rev. 2.00 Dec 27, 2004 page x of xii

	2.2.53 (1)	SUB (subtract binary) (byte)SUB	99
	2.2.53 (2)	SUB (subtract binary) (word) SUB	100
	2.2.54	SUBS (subtract with sign extension)	101
	2.2.55	SUBX (subtract with extend carry)	102
	2.2.56	XOR (exclusive OR logical)	103
	2.2.57	XORC (exclusive OR control register)	104
2.3	Operation	Code Map	105
2.4	List of Ins	tructions	107
2.5	Number of	f Execution States	114
Secti	on 3 C	PU Operation States	121
3.1	Program E	Execution State	122
3.2	Exception	Handling States	122
	3.2.1	Types and Priorities of Exception Handling	122
	3.2.2	Exception Sources and Vector Table	123
	3.2.3	Outline of Exception Handling Operation	124
3.3	Dogot Stat	е	125
5.5	Reset State	•	120
3.4		wn State	
3.4	Power-Do		125
3.4	Power-Do	wn State	125 127

Rev. 2.00 Dec 27, 2004 page xii of xii



Section 1 CPU

1.1 Overview

The H8/300L CPU at the heart of the H8/300L Series features 16 general registers of 8 bits each (or 8 registers of 16-bits each), and a concise, optimized instruction set geared to high-speed operation.

1.1.1 Features

The H8/300L CPU has the following features.

General register configuration

16 8-bit registers (can be used as 8 16-bit registers)

55 basic instructions

- Multiply and divide instructions
- Powerful bit manipulation instructions

8 addressing modes

- Register direct (Rn)
- Register indirect (@Rn)
- Register indirect with displacement (@(d:16, Rn))
- Register indirect with post-increment/pre-decrement (@Rn+/@-Rn)
- Absolute address (@aa:8/@aa:16)
- Immediate (#xx:8/#xx:16)
- Program-counter relative (@(d:8, PC))
- Memory indirect (@@aa:8)

64-kbyte address space

High-speed operation

- All frequently used instructions are executed in 2 to 4 states
- High-speed operating frequency: 5 MHz Add/subtract between 8/16-bit registers: 0.4 μs 8 × 8-bit multiply: 2.8 μs 16 ÷ 8-bit divide: 2.8 μs

Renesas

Low-power operation

• Transition to power-down state using SLEEP instruction

1.1.2 Data Structure

The H8/300L CPU can process 1-bit data, 4-bit (packed BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit n (n = 0, 1, 2, ..., 7) in a byte operand.
- All operational instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
- The DAA and DAS instruction perform decimal arithmetic adjustments on byte data in packed BCD form. Each 4-bit of the byte is treated as a decimal digit.

Data Structure in General Registers: Data of all the sizes above can be stored in general registers as shown in figure 1-1.

Data type	Register No.	Data format
1-Bit data	RnH	7 0 76543210 Don't-care
1-Bit data	RnL	7 0 Don't-care 76543210
Byte data	RnH	7 0
Byte data	RnL	7 0 Don't-care
Word data	Rn	
4-Bit BCD data	RnH	7 43 0 Upper Lower Don't-care
4-Bit BCD data	RnL	7 43 0 Don't-care
RnH: Upper 8 bits of Gene RnL: Lower 8 bits of Gene MSB: Most Significant Bit LSB: Least Significant Bit		





Section 1 CPU

Data Structure in Memory: Figure 1-2 shows the structure of data in memory. The H8/300L CPU is able to access word data in memory (MOV.W instruction), but only if the word data starts from an even-numbered address. If an odd address is designated, no address error occurs, but the access is performed starting from the previous even address, with the least significant bit of the address regarded as 0.* The same applies to instruction codes.

* Note that the LSIs in the H8/300L Series also contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.

Data type	Address	Data format
1-Bit data	Address n	76543210
Byte data	Address n	
Word data	Even address Odd address	Lower 8 bits
Byte data (CCR) on stack	Even address Odd address	
Word data on stack	Even address Odd address	Upper 8 bits
CCR: Condition code register. Note: Word data must begin at an *: Ignored when returned.	even address.	

Figure 1-2 Memory Data Formats

The stack is always accessed a word at a time. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are returned, the lower byte is ignored.



1.1.3 Address Space

The H8/300L CPU supports a 64-kbyte address space (program code + data). The memory map differs depending on the particular chip in the H8/300L Series and its operating mode. See the applicable hardware manual for details.

1.1.4 Register Configuration

Figure 1-3 shows the register configuration of the H8/300L CPU. There are 16 8-bit general registers (R0H, R0L, ..., R7H, R7L), which can also be accessed as eight 16-bit registers (R0 to R7). There are two control registers: the 16-bit program counter (PC) and the 8-bit condition code register (CCR).




Figure 1-3 CPU Registers

Renesas

1.2 Registers

1.2.1 General Registers

All the general registers can be used as both data registers and address registers. When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7). When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high (R0H to R7H) and low (R0L to R7L) bytes can be accessed separately as 8-bit registers. The register length is determined by the instruction.

R7 also functions as the stack pointer, used implicitly by hardware in processing interrupts and subroutine calls. In assembly language, the letters SP can be coded as a synonym for R7. As indicated in figure 1-4, R7 (SP) points to the top of the stack.




Figure 1-4 Stack Pointer

1.2.2 Control Registers

The CPU has a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

(1) **Program Counter (PC):** This 16-bit register indicates the address of the next instruction the CPU will execute. Instructions are fetched by 16-bit (word) access, so the least significant bit of the PC is ignored (always regarded as 0).

(2) Condition Code Register (CCR): This 8-bit register indicates the internal status of the CPU with an interrupt mask (I) bit and five flag bits: half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The two unused bits are available to the user. The bit configuration of the condition code register is shown below.

Bit	7	6	5	4	3	2	1	0
	I	U	Н	U	Ν	Z	V	С
Initial value	*	*	*	*	*	*	*	*
Read/Write	R/W							
* Not fixed								

Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, all interrupts except NMI are masked. This bit is set to 1 automatically at the start of interrupt handling.

Bits 6 and 4—User Bits (U): These bits can be written and read by software for its own purposes using LDC, STC, ANDC, ORC, and XORC instructions.

Bit 5—Half-Carry (H): This bit is used by add, subtract, and compare instructions to indicate a borrow or carry out of bit 3 or bit 11. It is referenced by the decimal adjust instructions.

Bit 3—Negative (N): This bit indicates the value of the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero (Z): This bit is set to 1 to indicate a zero result and cleared to 0 to indicate a nonzero result.

Bit 1—Overflow (V): This bit is set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry (C): This bit is used by:

- Add, subtract, and compare instructions, to indicate a carry or borrow at the most significant bit
- Shift and rotate instructions, to store the value shifted out of the most or least significant bit
- Bit manipulation instructions, as a bit accumulator

Note that some instructions involve no flag changes. The flag operations with each instruction are indicated in the individual instruction descriptions that follow in section 2, Instruction Set. CCR is used by LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used by the conditional branch instruction (Bcc).

1.2.3 Initial Register Values

When the CPU is reset, the program counter (PC) is loaded from the vector table and the interrupt mask bit (I) in CCR is set to 1. The other CCR bits and the general registers are not initialized.

Renesas

The initial value of the stack pointer (R7) is not fixed. To prevent program crashes the stack pointer should be initialized by software, by the first instruction executed after a reset.

1.3 Instructions

Features:

- The H8/300L CPU has a concise set of 55 instructions.
- A general-register architecture is adopted.
- All instructions are 2 or 4 bytes long.
- Fast multiply/divide instructions and extensive bit manipulation instructions are supported.
- Eight addressing modes are supported.

1.3.1 Types of Instructions

Table 1-1 classifies the H8/300L instructions by type. Section 2, Instruction Set, gives detailed descriptions.

Function	Instructions	Types
Data transfer	MOV, POP*, PUSH*	1
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc**, JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1

Table 1-1 Instruction Classification

Total 55

POP Rn is equivalent to MOV.W @SP+, Rn.
 PUSH Rn is equivalent to MOV.W Rn, @-SP.

** Bcc is a conditional branch instruction in which cc represents a condition.

1.3.2 Instruction Functions

Tables 1-2 to 1-9 give brief descriptions of the instructions in each functional group.

The following notation is used.

Notation

Rd	General register (destination)
Rs	General register (source)
Rn	General register
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition code register
N	N (negative) bit of CCR
Z	Z (zero) bit of CCR
V	V (overflow) bit of CCR
С	C (carry) bit of CCR
PC	Program counter
SP	Stack pointer (R7)
#Imm	Immediate data
ор	Operation field
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
٨	AND logical
V	OR logical
\oplus	Exclusive OR logical
\rightarrow	Move
7	Not
:3, :8, :16 3-b	pit, 8-bit, or 16-bit length

Instruction	Size*	Function
MOV	B/W	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$
		Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
		The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:8 or #xx:16, @–Rn, and @Rn+ addressing modes are available for byte or word data. The @aa:8 addressing mode is available for byte data only.
		The @–R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.
POP	W	$@SP+ \rightarrow Rn$
		Pops a 16-bit general register from the stack.
		Equivalent to MOV.W @SP+, Rn.
PUSH	W	$Rn \rightarrow @-SP$
		Pushes a 16-bit general register onto the stack.
		Equivalent to MOV.W Rn, @-SP.

Table 1-2 Data Transfer Instructions

B: Byte

W: Word

Instruction	Size*	Function
ADD	B/W	$Rd \pm Rs \rightarrow Rd, Rd + \#Imm \rightarrow Rd$
SUB		Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register.
		Immediate data cannot be subtracted from data in a general register.
		Word data can be added or subtracted only when both words are in general registers.
ADDX	В	$Rd \pm Rs \pm C \to Rd, Rd \pm \#Imm \pm C \to Rd$
SUBX		Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register.
INC	В	$Rd \pm 1 \rightarrow Rd$
DEC		Increments or decrements a general register.
ADDS	W	$Rd \pm 1 \to Rd, Rd \pm 2 \to Rd$
SUBS		Adds or subtracts immediate data to or from data in a general register. The immediate data must be 1 or 2.
DAA	В	Rd decimal adjust \rightarrow Rd
DAS		Decimal-adjusts (adjusts to packed BCD) an addition or subtraction result in a general register by referring to the condition code register.
MULXU	В	Rd imes Rs o Rd
		Performs 8-bit \times 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result.
DIVXU	В	$Rd \div Rs \to Rd$
		Performs 16-bit ÷ 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder.
CMP	B/W	Rd – Rs, Rd – #Imm
		Compares data in a general register with data in another general register or with immediate data. Word data can be compared only between two general registers.
NEG	В	$0 - Rd \rightarrow Rd$
		Obtains the two's complement (arithmetic complement) of data in a general register.

Table 1-3 Arithmetic Instructions

W: Word

Table 1-4Logic Operation Instructions

Instruction	Size*	Function
AND	В	$Rd \land Rs \to Rd, Rd \land \#Imm \to Rd$
		Performs a logical AND operation on a general register and another general register or immediate data.
OR	В	$Rd \lor Rs \to Rd, Rd \lor \#Imm \to Rd$
		Performs a logical OR operation on a general register and another general register or immediate data.
XOR	В	$Rd \oplus Rs \to Rd, Rd \oplus \text{\#Imm} \to Rd$
		Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	В	$\neg \operatorname{Rd} \to \operatorname{Rd}$
		Obtains the one's complement (logical complement) of general register contents.

Size: Operand size

B: Byte

Table 1-5 Sint Instructions	Table 1-5	Shift Instructions
-----------------------------	-----------	---------------------------

Instruction	Size*	Function
SHAL	В	$Rd shift \to Rd$
SHAR		Performs an arithmetic shift operation on general register contents.
SHLL	В	$Rd shift \to Rd$
SHLR		Performs a logical shift operation on general register contents.
ROTL	В	$Rd \ rotate \to Rd$
ROTR		Rotates general register contents.
ROTXL	В	Rd rotate through carry \rightarrow Rd
ROTXR		Rotates general register contents through the C (carry) bit.

* Size: Operand size

B: Byte

Instruction	Size*	Function
BSET	В	$1 \rightarrow (\text{ of })$
		Sets a specified bit in a general register or memory to 1. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BCLR	В	$0 \rightarrow (\text{ of })$
		Clears a specified bit in a general register or memory to 0. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BNOT	В	¬ (<bit-no.> of <ead>) → (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in a general register or memory. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BTST	В	¬ (<bit-no.> of <ead>) → Z</ead></bit-no.>
		Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BAND	В	$C \land (\text{sbit-No.} \text{ of } \text{$
		ANDs the C flag with a specified bit in a general register or memory.
BIAND	В	$\mathbb{C} \land [\neg (of)] \to \mathbb{C}$
		ANDs the C flag with the inverse of a specified bit in a general register or memory.
		The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (\text{ of }) \rightarrow C$
		ORs the C flag with a specified bit in a general register or memory.
BIOR	В	$C \lor [\neg (of)] \to C$
		ORs the C flag with the inverse of a specified bit in a general register or memory.
		The bit number is specified by 3-bit immediate data.

Table 1-6 Bit Manipulation Instructions




Table 1-6	Bit Manipulation Instructions (Cont.)	
-----------	---------------------------------------	--

Instruction	Size*	Function
BXOR	В	$C \oplus (<\!bit\!-\!No.\!> of <\!EAd\!>) \to C$
		Exclusive-ORs the C flag with a specified bit in a general register or memory.
BIXOR	В	$C \oplus [\neg (<\!bit-No.\!> of <\!EAd\!>)] \to$
		Exclusive-ORs the C flag with the inverse of a specified bit in a general register or memory.
		The bit number is specified by 3-bit immediate data.
BLD	В	(<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
		Copies a specified bit in a general register or memory to the C flag.
BILD	В	\neg (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
		Copies the inverse of a specified bit in a general register or memory to the C flag.
		The bit number is specified by 3-bit immediate data.
BST	В	$C \rightarrow (\text{ of })$
		Copies the C flag to a specified bit in a general register or memory.
BIST	В	$\neg C \rightarrow (\langle bit-No. \rangle of \langle EAd \rangle)$
		Copies the inverse of the C flag to a specified bit in a general register or memory.

B: Byte

Instruction	Size*	Function						
Bcc	_	Branches if condition cc is true. The branching conditions are as						
		follows.						
		Mnemonic	Description	Condition				
		BRA (BT)	Always (True)	Always				
		BRN (BF)	Never (False)	Never				
		BHI	High	C ∨ Z = 0				
		BLS	Low or Same	C ∨ Z = 1				
		BCC (BHS)	Carry Clear	C = 0				
			(High or Same)					
		BCS (BLO)	Carry Set (Low)	C = 1				
		BNE	Not Equal	Z = 0				
		BEQ	Equal	Z = 1				
		BVC	Overflow Clear	V = 0				
		BVS	Overflow Set	V = 1				
		BPL	Plus	N = 0				
		BMI	Minus	N = 1				
		BGE	Greater or Equal	N ⊕ V = 0				
		BLT	Less Than	N ⊕ V = 1				
		BGT	Greater Than	$Z \lor (N \oplus V) = 0$				
		BLE	Less or Equal	$Z \lor (N \oplus V) = 1$				
JMP	_	Branches uncond	litionally to a specified ad	dress.				
BSR	_	Branches to a sul current address.	broutine at a specified dis	placement from the				
JSR	_	Branches to a sul	broutine at a specified ad	dress.				
RTS	_	Returns from a su	ubroutine.					

Table 1-7Branching Instructions



Instruction	Size*	Function
RTE	_	Returns from an exception handling routine.
SLEEP	_	Causes a transition to power-down state.
LDC	В	$Rs \to CCR, \texttt{\#Imm} \to CCR$
		Moves immediate data or general register contents to the condition code register.
STC	В	$CCR\toRd$
		Copies the condition code register to a specified general register.
ANDC	В	$CCR \land \#Imm \rightarrow CCR$
		Logically ANDs the condition code register with immediate data.
ORC	В	$CCR \lor \#Imm \rightarrow CCR$
		Logically ORs the condition code register with immediate data.
XORC	В	$CCR \oplus \#Imm \to CCR$
		Logically exclusive-ORs the condition code register with immediate data.
NOP	_	$PC + 2 \rightarrow PC$
		Only increments the program counter.

Table 1-8 System Control Instructions

* Size: Operand size

B: Byte

Instruction	Size*	Function
EEPMOV	_	if R4L \neq 0 then
		repeat @R5+ \rightarrow @R6+
		$R4L - 1 \rightarrow R4L$
		until R4L = 0
		else next;
		Moves a data block according to parameters set in general registers
		R4L, R5, and R6.
		R4L: size of block (bytes)
		R5: starting source address
		R6: starting destination address
		Execution of the next instruction starts as soon as the block transfer is completed.
		This instruction is for writing to the large-capacity EEPROM provided on chip with some models in the H8/300L Series. For details see the applicable hardware manual.

 Table 1-9
 Block Data Transfer Instruction

Notes on Bit Manipulation Instructions: BSET, BCLR, BNOT, BST, and BIST are readmodify-write instructions. They read a byte of data, modify one bit in the byte, then write the byte back. Care is required when these instructions are applied to registers with write-only bits and to the I/O port registers.

Sequence	Operation
1 Read	Read one data byte at the specified address
2 Modify	Modify one bit in the data byte
3 Write	Write the modified data byte back to the specified address

Example 1: BCLR is executed to clear bit 0 in port control register 4 (PCR4) under the following conditions.

- P47 : Input pin, Low
- P4⁶ : Input pin, High
- $P4^5 P4^0$: Output pins, Low

The intended purpose of this BCLR instruction is to switch P4⁰ from output to input.

	P4 ⁷	P46	P4 ⁵	P4 ⁴	P4 ³	P4 ²	P4 ¹	P4 ⁰
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	Low
PCR4	0	0	1	1	1	1	1	1
PDR4	1	0	0	0	0	0	0	0

Before Execution of BCLR Instruction

Execution of BCLR Instruction

BCLR #0 @PCR4 ;clear bit 0 in PCR4

After Execution of BCLR Instruction

	P4 ⁷	P4 ⁶	P4 ⁵	P4 ⁴	P4 ³	P4 ²	P4 ¹	P4 ⁰
Input/output	Output	Input						
Pin state	Low	High	Low	Low	Low	Low	Low	High
PCR4	1	1	1	1	1	1	1	0
PDR4	1	0	0	0	0	0	0	0

Explanation: To execute the BCLR instruction, the CPU begins by reading PCR4. Since PCR4 is a write-only register, it is read as H'FF, even though its true value is H'3F.

Next the CPU clears bit 0 of the read data, changing the value to H'FE.

Finally, the CPU writes this value (H'FE) back to PCR4 to complete the BCLR instruction.

As a result, bit 0 in PCR4 is cleared to 0, making P4⁰ an input pin. In addition, bits 7 and 6 in PCR4 are set to 1, making P4⁷ and P4⁶ output pins.

Example 2: BSET is executed to set bit 0 in the port 4 port data register (PDR4) under the following conditions.

P47 : Input pin, Low

P4⁶ : Input pin, High

P4⁵ – P4⁰ : Output pins, Low

The intended purpose of this BSET instruction is to switch the output level at P4⁰ from Low to High.

	P4 ⁷	P4 ⁶	P4 ⁵	P4 ⁴	P4 ³	P4 ²	P4 ¹	P4 ⁰
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	Low
PCR4	0	0	1	1	1	1	1	1
PDR4	1	0	0	0	0	0	0	0

Before Execution of BSET Instruction

Execution of BSET Instruction

BSET #0 @PDR4 ;set bit 0 in port 4 port data register

After Execution of BSET Instruction

	P4 ⁷	P46	P4 ⁵	P4 ⁴	P4 ³	P4 ²	P4 ¹	P4 ⁰
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	High
PCR4	0	0	1	1	1	1	1	1
PDR4	0	1	0	0	0	0	0	1

Explanation: To execute the BSET instruction, the CPU begins by reading port 4. Since P4⁷ and P4⁶ are input pins, the CPU reads the level of these pins directly, not the value in the port data register. It reads P4⁷ as Low (0) and P4⁶ as High (1).

Since P4⁵ to P4⁰ are output pins, for these pins the CPU reads the value in PDR4. The CPU therefore reads the value of port 4 as H'40, although the actual value in PDR4 is H'80.

Next the CPU sets bit 0 of the read data to 1, changing the value to H'41.

Finally, the CPU writes this value (H'41) back to PDR4 to complete the BSET instruction.

As a result, bit 0 in PDR4 is set to 0, switching pin $P4^0$ to High output. However, bits 7 and 6 in PDR4 change their values.




1.3.3 Basic Instruction Formats

(1) Format of Data Transfer Instructions

Figure 1-5 shows the format used for data transfer instructions.

15		8	7				0	MOV	
	ор			r _m		r _n		$Rm \rightarrow Rn$	
15		8	7				0		
	ор			r _m		r _n		$Rn \rightarrow @Rm$, or $@Rm \rightarrow Rn$	
15		8	7				0		
	ор			r _m		r _n		@(d:16, Rm) \rightarrow Rn, or	
		disp						$Rn \rightarrow @(d:16, Rm)$	
15		8	7				0		
	ор			r _m		r _n		@Rm+ \rightarrow Rn, or Rn \rightarrow @-Rm	
15		8	7				0		
ор		r _n		abs	S.			@aa:8 \rightarrow Rn, or Rn \rightarrow @aa:8	
15		8	7				0		
		ор				r _n		@aa:16 \rightarrow Rn, or	
abs.								$Rn \rightarrow @aa:16$	
15		8	7				0		
ор		r _n		IMN				#xx:8 \rightarrow Rn	
15		8	7				0		
		ор	'			r _n	Ť	#xx:16 → Rn	
		IMM				.11			
45			-						
15			7				0		
		ор				r _n		POP, PUSH	
Notation									
op:		ation field							
r _m , r _n :		ster field							
disp:		acement							
abs.:	Absolute address								
IMM:		ediate data							




Rev. 2.00 Dec 27, 2004 page 20 of 128 REJ09B0214-0200

(2) Format of Arithmetic, Logic Operation, and Shift Instructions

Figure 1-6 shows the format used for arithmetic, logic operation, and shift instructions.

-							
15		8	7			0	
	ор			rm	٢n		ADD, SUB, CMP (Rm)
							ADDX, SUBX (Rm)
15		8	7			0	
		ор			٢n		ADDS, SUBS, INC, DEC, DAA,
							DAS, NEG, NOT
15		8	7			0	
	ор			٢m	٢n		MULXU, DIVXU
					-		
15		8	7			0	
ор		rn	-	IMN	1		ADD, ADDX, SUBX, CMP
		111			1		(#xx:8)
15		8	7			0	(
_	ор			rm	٢n		AND, OR, XOR (Rm)
15		8	7			0	
ор		r _n		IMN	1		AND, OR, XOR (#xx:8)
15		8	7			0	
15			1		ŕn		SHAL, SHAR, SHLL, SHLR,
		ор			1.11		ROTL, ROTR, ROTXL, ROTXR
Notation							
op:	Opera	ation field					
r _m , r _n :	-	ter field					
IMM:	-	diate data					



(3) Format of Bit Manipulation Instructions

Figure 1-7 shows the format used for bit manipulation instructions.

1	15	;	8	7				0	BSET, BCLR, BNOT, BTST
		ор			IMM	r	n		Operand: register direct (Rn)
_									Bit No.: immediate (#xx:3)
1	15	;	8	7				0	
Γ		ор			r _m	r	n		Operand: register direct (Rn)
		-							Bit No.: register direct (Rm)
1	15	:	8	7				0	
Г		ор			r _n	0	0 0	0	Operand: register indirect (@Rn)
		ор			IMM	0	0 0	0	Bit No.: immediate (#xx:3)
_1	15		8	7				0	
L		ор			rn		0 0	0	Operand: register indirect (@Rn)
		ор			r _m	0	0 0	0	Bit No.: register direct (Rm)
	4 –		•	-				0	
Г	15	ор	8	7		abs.		0	Operand: absolute (@aa:8)
⊢		<u></u>			IMM		0 0	0	,
		00				0	0 0	0	Bit No.: immediate (#xx:3)
1	15	:	8	7				0	
		ор				abs.			Operand: absolute (@aa:8)
		ор			r _m	0	0 0	0	Bit No.: register direct (Rm)
	15	:	8	7				0	BAND, BOR, BXOR, BLD, BST
Г		ор			IMM		'n		Operand: register direct (Rn)
									Bit No.: immediate (#xx:3)
	15		0	7				0	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	15		8	7	-		0 0	0	Operand: register indirect (@Dr)
⊢		op op			r _n IMM		00	0	Operand: register indirect (@Rn)
L		~~				0	0 0	0	Bit No.: immediate (#xx:3)
_1	15		8	7				0	
L		ор			ab				Operand: absolute (@aa:8)
		ор			IMM	0	0 0	0	Bit No.: immediate (#xx:3)
N	lotation								
0	p:	Operation field							
	, r _n :	Register field							
	ibs.:	Absolute addres	SS						
I	MM:	Immediate data							

Figure 1-7 Instruction Format of Bit Manipulation Instructions

15	8	7		0	BIAND, BIOR, BIXOR, BILD, BIST
	ор		IMM	ŕn	Operand: register direct (Rn)
					Bit No.: immediate (#xx:3)
15	8	7		0	
	ор		r _n	0 0 0 0	Operand: register indirect (@Rn)
	ор		IMM	0 0 0 0	Bit No.: immediate (#xx:3)
15	8	7		0	
	ор		at	DS.	Operand: absolute (@aa:8)
	ор		IMM	0 0 0 0	Bit No.: immediate (#xx:3)
Notation	Operation field				
•	Pogiator field				
r _m , r _n :	Register field				
r _m , r _n : abs.:	Absolute address				

Figure 1-7 Instruction Format of Bit Manipulation Instructions (Cont.)



(4) Format of Branching Instructions

Figure 1-8 shows the format used for branching instructions.

15	5	8	7			0	
	ор	СС		disp			Bcc
15	5	8	7			0	
		ор		r _m	0 0	0 0	JMP (@Rm)
15	5	8	7			0	
	-		p				JMP (@aa:16)
			os.				
	_		_				
15		8	7	<u> </u>		0	
		ор		abs	•		JMP (@@aa:8)
15	5	8	7			0	
		ор		dis	р.		BSR
15	5	8	7			0	
		ор		r _m	0 0	0 0	JSR (@Rm)
15	5	8	7			0	
		0	р				JSR (@aa:16)
		at	os.				
15	5	8	7			0	
		ор		abs			JSR (@@aa:8)
15	5	8	7			0	
	-		op				RTS
		· · · · · · · · · · · · · · · · · · ·	- 1-				
No	tation						
op:		eration field					
cc:		ndition field					
r _m :		jister field					
dis		placement					
abs		olute address					

Figure 1-8 Instruction Format of Branching Instructions

Rev. 2.00 Dec 27, 2004 page 24 of 128 REJ09B0214-0200

(5) Format of System Control Instructions

Figure 1-9 shows the format used for system control instructions.

15	8	7		0	
	0	р			RTE, SLEEP, NOP
15	8	7		0	
	ор		r _n		LDC, STC (Rn)
			-		
15	8	7		0	
ор		IN	ΛM		ANDC, ORC, XORC, LDC
					(#xx:8)
Notation					
op: Oper	ation field	l			
r _n : Regi	ster field				
IMM: Imm	ediate data	а			

Figure 1-9 Instruction Format of System Control Instructions

(6) Format of Block Data Transfer Instruction

Figure 1-10 shows the format used for the block data transfer instruction.

15	8 7	0	
	ор		
	ор		EEPMOV

Figure 1-10 Instruction Format of Block Data Transfer Instruction



1.3.4 Addressing Modes and Effective Address Calculation

Table 1-10 lists the eight addressing modes and their assembly-language notation. Each instruction can use a specific subset of these addressing modes.

Arithmetic, logic, and shift instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

The MOV instruction uses all the addressing modes except program-counter relative (7) and memory indirect (8).

Bit manipulation instructions use register direct (1), register indirect (2), or absolute (5) addressing to identify a byte operand and 3-bit immediate addressing to identify a bit within the byte. The BSET, BCLR, BNOT, and BTST instructions can also use register direct addressing (1) to identify the bit.

No.	Mode	Notation
(1)	Register direct	Rn
(2)	Register indirect	@Rn
(3)	Register indirect with 16-bit displacement	@(d:16, Rn)
(4)	Register indirect with post-increment	@Rn+
	Register indirect with pre-decrement	@-Rn
(5)	Absolute address (8 or 16 bits)	@aa:8, @aa:16
(6)	Immediate (3-, 8-, or 16-bit data)	#xx:3, #xx:8, #xx:16
(7)	PC-relative (8-bit displacement)	@(d:8, PC)
(8)	Memory indirect	@@aa:8

Table 1-10 Addressing Modes

(1) Register Direct—Rn: The register field of the instruction specifies an 8- or 16-bit general register containing the operand. In most cases the general register is accessed as an 8-bit register. Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits \times 8 bits), and DIVXU (16 bits \div 8 bits) instructions have 16-bit operands.

(2) **Register Indirect**—@**Rn:** The register field of the instruction specifies a 16-bit general register containing the address of the operand.

(3) Register Indirect with Displacement—@(d:16, Rn): This mode, which is used only in MOV instructions, is similar to register indirect but the instruction has a second word (bytes 3 and 4) which is added to the contents of the specified general register to obtain the operand address. For the MOV.W instruction, the resulting address must be even.

(4) Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:

• Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is incremented after the operand is accessed. The size of the increment is 1 or 2 depending on the size of the operand: 1 for a byte operand; 2 for a word operand. For a word operand, the original contents of the 16-bit general register must be even.

• Register indirect with pre-decrement—@-Rn

The @–Rn mode is used with MOV instructions that store register contents to memory. It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is decremented before the operand is accessed. The size of the decrement is 1 or 2 depending on the size of the operand: 1 for a byte operand; 2 for a word operand. For a word operand, the original contents of the 16-bit general register must be even.

(5) Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory. The @aa:8 mode uses an 8-bit absolute address of the form H'FFxx. The upper 8 bits are assumed to be 1, so the possible address range is H'FF00 to H'FFFF (65280 to 65535). The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

(6) Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand in its second byte, or a 16-bit operand in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values. The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data (#xx:3) in the second or fourth byte of the instruction, specifying a bit number.

(7) PC-Relative—@(d:8, PC): This mode is used to generate branch addresses in the Bcc and BSR instructions. An 8-bit value in byte 2 of the instruction code is added as a sign-extended value to the program counter contents. The result must be an even number. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address.

(8) Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address from H'0000 to H'00FF (0 to 255). Note that the initial part of the area from H'0000 to H'00FF contains the exception vector table. See the applicable hardware manual for details. The word located at this address contains the branch address.


Renesas

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the address preceding the specified address. See the memory data structure description in section 1.1.2, Data Structure.

Effective Address Calculation

Table 1-11 explains how the effective address is calculated in each addressing mode.

Table 1-11 Effective Address Calculation (1)






Table 1-11 Effective Address Calculation (2)

Rev. 2.00 Dec 27, 2004 page 29 of 128 REJ09B0214-0200

Renesas

Table 1-11 Effective Address Calculation (3)

<u>No.</u> 6	Addr essing mode instruction format Immediate #xx:8. 15 8 7 0 OP IMM	Effective address calculation None	Effective address Operand is 1-byte immediatedata
	Immediate #xx:16 15 0 OP	None	Operand is 2-byte
	IMM		immediatedata
7	PC-relative @(d:8, PC) 15 8 7 0 OP disp	15 PC contents Sign extension disp	0 15 0 Destinationaddress
8	Memory indirect @@aa:8 15 8 7 0 OP abs	15 8 7 ↓ H'00 15 ↓ 16-bit memory conten	0 0 15 0 15 0 Destinationaddress

reg, regm, regn: General register op: Operation field disp Displacement abs: Absolute address IMM: Immediate data

Section 2 Instruction Set

2.1 Explanation Format

Section 2 gives full descriptions of all the H8/300L Series instructions, presenting them in alphabetic order. Each instruction is explained in a table like the following:

ADD (add binary) (byte)	ADD							
Operation	Condition Code							
Rd + (EAs) \rightarrow Rd	I H N Z V C							
Assembly-Language Format								
ADD.B <eas>, Rd</eas>	I: Previous value remains unchanged.							
Operand Size	H: Set to 1 when there is a carry from bit 3;							
Byte	otherwise cleared to 0.							
	N: Set to 1 when the result is negative; otherwise cleared to 0.							
	Z: Set to 1 when the result is zero; otherwise cleared to 0.							
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.							
	C: Set to 1 when there is a carry from bit 7; otherwise cleared to 0.							

Description

This instruction adds the source operand to the contents of an 8-bit general register and places the result in the general register.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Operande		Instruction code					
mode	Minerri.	Operands	1st b	yte	2nd byte	3rd byte	4th byte	states	
Immediate	ADD.B	#xx:8, Rd	8	rd	IMM			2	
Register direct	ADD.B	Rs, Rd	0	8	rs rd			2	

The parts of the table are explained below.

Name: The full and mnemonic names of the instruction are given at the top of the page.

Operation: The instruction is described in symbolic notation. The following symbols are used.

Symbol	Meaning
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
<ead></ead>	Destination operand
<eas></eas>	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition code register
Ν	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
disp	Displacement
\rightarrow	Transfer from left operand to right operand; or state transition from left state to right state.
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	AND logical
V	OR logical
\oplus	Exclusive OR logical
٦	Inverse logic (logical complement)
() < >	Contents of operand effective address

* General registers are either 8 bits (R0H/R0L - R7H/R7L) or 16 bits (R0 - R7).

Assembly-Language Format:

The assembly-language coding of the instruction is given. An example is:

 $\begin{array}{c|c} \underline{ADD.} & \underline{B} & \underline{\langle EAs \rangle}, & \underline{Rd} \\ \hline & & & \\ \end{array}$ Mnemonic Size Source Destination

Rev. 2.00 Dec 27, 2004 page 32 of 128 REJ09B0214-0200

The operand size is indicated by the letter B (byte) or W (word). Some instructions have restrictions on the size of operands they handle.

The abbreviation EAs or EAd (effective address of source or destination) is used for operands that permit more than one addressing mode. The H8/300L CPU supports the following eight addressing modes. The method of calculating effective addresses is explained in section 1.3.4, Addressing Modes and Effective Address Calculation, above.

Notation	Addressing Mode
Rn	Register direct
@Rn	Register indirect
@(d:16, Rn)	Register indirect with displacement
@Rn+/@-Rn	Register indirect with post-increment/pre-decrement
@aa:8/@aa:16	Absolute address
#xx:8/#xx:16	Immediate
@(d:8, PC)	Program-counter relative
@@aa:8	Memory indirect

Operand size: Word or byte. Byte size is indicated for bit-manipulation instructions because these instructions access a full byte in order to read or write one bit.

Condition code: The effect of instruction execution on the flag bits in CCR is indicated. The following notation is used:

Symbol	Meaning
\$	The flag is altered according to the result of the instruction.
0	The flag is cleared to "0."
_	The flag is not changed.
*	Not fixed; the flag is left in an unpredictable state.

Description: The action of the instruction is described in detail.



Instruction Formats: Each possible format of the instruction is shown explicitly, indicating the addressing mode, the object code, and the number of states required for execution when the instruction and its operands are located in on-chip memory. The following symbols are used:


Symbol	Meaning
lmm.	Immediate data (3, 8, or 16 bits)
abs.	An absolute address (8 bits or 16 bits)
disp.	Displacement (8 bits or 16 bits)
r ^s ,r ^d ,r ⁿ	General register number (3 bits or 4 bits) The s, d, and n correspond to the letters in the operand notation.

Register Designation: 16-bit general registers are indicated by a 3-bit r^s , r^d , or r^n value. 8-bit registers are indicated by a 4-bit r^s , r^d , or r^n value. Address registers used in the @Rn, @(disp:16, Rn), @Rn+, and @-Rn addressing modes are always 16-bit registers. Data registers are 8-bit or 16-bit registers depending on the size of the operand. For 8-bit registers, the lower three bits of r s ,r d , or r n give the register number. The most significant bit is 1 if the lower byte of the register is used, or 0 if the upper byte is used. Registers are thus indicated as follows:

16-Bit register		16-Bit registers	
r ^s ,r ^d , or r ⁿ	Register	r ^s ,r ^d , or r ⁿ	Register
000	R0	0000	R0H
001	R1	0001	R1H
:	:	:	:
111	R7	0111	R7H
		1000	R0L
		1001	R1L
		:	:
		1111	R7L

Bit Data Access: Bit data are accessed as the n-th bit of a byte operand in a general register or memory. The bit number is given by 3-bit immediate data, or by a value in a general register. When a bit number is specified in a general register, only the lower three bits of the register are significant. Two examples are shown below.

BSET R1L, R2H



The addressing mode and operand size apply to the register or memory byte containing the bit.

Number of States Required for Execution: The number of states indicated is the number required when the instruction and any memory operands are located in on-chip ROM or RAM. If the instruction or an operand is located in external memory or the on-chip register field, additional states are required for each access. See section 2.5, Number of Execution States.



2.2 Instructions

2.2.1 (1) ADD (add binary) (byte) ADD						
Operation	Condition Code					
Rd + (EAs) \rightarrow Rd	I H N Z V C					
Assembly-Language Format						
ADD.B <eas>, Rd</eas>	I: Previous value remains unchanged.					
Operand Size	H: Set to 1 when there is a carry from bit 3;					
Byte	otherwise cleared to 0.					
	N: Set to 1 when the result is negative; otherwise cleared to 0.					
	Z: Set to 1 when the result is zero; otherwise cleared to 0.					
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.					
	C: Set to 1 when there is a carry from bit 7; otherwise cleared to 0.					
Description						

Description

This instruction adds the source operand to the contents of an 8-bit general register and places the result in the general register.

Addressing	Mnem.	Operands			Instruct		No. of	
mode	winem.	Operations	1st	byte	2nd byte	3rd byte	4th byte	states
Immediate	ADD.B	#xx:8, Rd	8	rd	IMM			2
Register direct	ADD.B	Rs, Rd	0	8	rs rd			2

2.2.1 (2) ADD (add binary) (word)							
Operation	Condition Code						
$Rd + Rs \to Rd$	I H N Z V C						
Assembly-Language Format							
ADD.W Rs, Rd	I: Previous value remains unchanged.						
Operand Size	H: Set to 1 when there is a carry from bit 11;						
Word	otherwise cleared to 0.						
	N: Set to 1 when the result is negative; otherwise cleared to 0.						
	Z: Set to 1 when the result is zero; otherwise cleared to 0.						
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.						
	C: Set to 1 when there is a carry from bit 15; otherwise cleared to 0.						

This instruction adds word data in two general registers and places the result in the second general register.

Addressing	Mnem.	Operands				No. of		
mode	winem.	Operands	1st byte		2nd byte	3rd byte	4th byte	states
Register direct	ADD.W	Rs, Rd	0	9	0 rs 0 rd			2



2.2.2 ADDS (add with sign extension) ADDS Condition Code Operation $Rd + 1 \rightarrow Rd$ Ι Η Ν Ζ $Rd + 2 \rightarrow Rd$ Assembly-Language Format I: Previous value remains unchanged. ADDS #1, Rd H: Previous value remains unchanged. ADDS #2, Rd N: Previous value remains unchanged. **Operand Size** Z: Previous value remains unchanged. Word V: Previous value remains unchanged. C: Previous value remains unchanged.

Description

This instruction adds the immediate value 1 or 2 to word data in a general register. Unlike the ADD instruction, it does not affect the condition code flags.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Operands			Instruc	tion code		No. of
mode	Minem. Operand		1st byte		2nd byte	3rd byte	4th byte	states
Register direct	ADDS	#1, Rd	0	В	0 0 rd			2
Register direct	ADDS	#2, Rd	0	В	8 0 rd			2

Note: This instruction cannot access byte-size data.

2.2.3 ADDX (add with extend	end carry)					
Operation	Condition Code					
$Rd \texttt{+} (EAs) \texttt{+} C \to Rd$	I H N Z V C					
Assembly-Language Format						
ADDX <eas>, Rd</eas>	I: Previous value remains unchanged.					
Operand Size	H: Set to 1 if there is a carry from bit 3;					
Byte	otherwise cleared to 0.					
	N: Set to 1 when the result is negative; otherwise cleared to 0.					
	Z: Set to 1 when the result is zero; otherwise cleared to 0.					
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.					
	C: Set to 1 when there is a carry from bit 7; otherwise cleared to 0.					

This instruction adds the source operand and carry flag to the contents of an 8-bit general register and places the result in the general register.

Addressing	Mnom	Operande			Instruction code				
mode	Mnem. Operands		1st by		2nd byte		3rd byte	4th byte	states
Immediate	ADDX	#xx:8, Rd	9	rd	IM	IM			2
Register direct	ADDX	Rs, Rd	0	E	rs	rd			2



AND (AND logical) 2.2.4 AND Condition Code Operation $Rd \land (EAs) \rightarrow Rd$ Η Ν Ι Ζ 1 ↑ Assembly-Language Format AND <EAs>, Rd I: Previous value remains unchanged. **Operand Size** H: Previous value remains unchanged. Byte N: Set to 1 when the result is negative; otherwise cleared to 0. Z: Set to 1 when the result is zero; otherwise cleared to 0. V: Cleared to 0. C: Previous value remains unchanged.

Description

This instruction ANDs the source operand with the contents of an 8-bit general register and places the result in the general register.

Addressing	Mnom	Operande			In	struct	ion code		No. of
mode	le Mnem. Operand		1st by		yte 2nd byte		3rd byte	4th byte	states
Immediate	AND	#xx:8, Rd	E	rd	IN	1M			2
Register direct	AND	Rs, Rd	1	6	rs	rd			2

2.2.5 ANDC (AND control r	rol register)					
Operation	Condition Code					
$CCR \land \#IMM {\rightarrow} CCR$	I H N Z V C					
Assembly-Language Format	$\begin{array}{c c c c c c c c c c c c c c c c c c c $					
ANDC #xx:8, CCR	I: ANDed with bit 7 of the immediate data.					
Operand Size	H: ANDed with bit 5 of the immediate data.					
Byte	N: ANDed with bit 3 of the immediate data.					
	Z: ANDed with bit 2 of the immediate data.					
	V: ANDed with bit 1 of the immediate data.					
	C: ANDed with bit 0 of the immediate data.					

This instruction ANDs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are ANDed as well as the flag bits.

No interrupt requests are accepted immediately after this instruction. All interrupts, including the nonmaskable interrupt (NMI), are deferred until after the next instruction.

Addressing Mnem.	Mnom	Operands			Instructi	No. of		
mode	winem.	Operands	1st byte		2nd byte	3rd byte	4th byte	states
Immediate	ANDC	#xx:8, CCR	0	6	IMM			2



BAND (bit AND) 2.2.6

2.2.6 BAND (bit AND)		BAND
Operation	Condition Code	
$C \land (<\!Bit\ No.\!> of <\!EAd\!>) \to C$	I H N Z V C	
Assembly-Language Format		
BAND #xx:3, <ead></ead>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Previous value remains unchanged.	
	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: ANDed with the specified bit.	


Description

This instruction ANDs a specified bit with the carry flag and places the result in the carry flag.

Bit No.

The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

 $\langle EAd \rangle^* \rightarrow Byte data in register or memory$




The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Operands		No. of						
mode	winem.		1st b	oyte	2nd byte	3rd b	oyte	4th byte		states
Register direct	BAND	#xx:3, Rd	7	6	0 IMM rd					2
Register indirect	BAND	#xx:3,@Rd	7	С	0 rd 0	7	6	0 IMM	0	6
Absolute address	BAND	#xx:3,@aa:8	7	Е	abs	7	6	0 IMM	0	6

Register direct, register indirect, or absolute addressing. *





Bcc (branch conditionally)

Description

If the specified condition is false, this instruction does nothing; the next instruction is executed.

If the specified condition is true, a signed displacement is added to the address of the next instruction and execution branches to the resulting address.

The displacement is a signed 8-bit value which must be even. The branch destination address can be located in the range -126 to +128 bytes from the address of the Bcc instruction.

The applicable conditions and their mnemonics are given below.

Mnemonic	cc Field	Description	Condition	Meaning
BRA (BT)	0000	Always (True)	Always true	
BRN (BF)	0001	Never (False)	Never	
BHI	0010	High	C ∨ Z = 0	X > Y (Unsigned)
BLS	0011	Low or Same	C ∨ Z = 1	$X \leq Y$ (Unsigned)
BCC (BHS)	0100	Carry Clear (High or Same)	C = 0	$X \ge Y$ (Unsigned)
BCS (BLO)	0101	Carry Set (Low)	C = 1	X < Y (Unsigned)
BNE	0110	Not Equal	Z = 0	X ≠ Y (Signed or unsigned)
BEQ	0111	Equal	Z = 1	X = Y (Signed or unsigned)
BVC	1000	Overflow Clear	V = 0	
BVS	1001	Overflow Set	V = 1	
BPL	1010	Plus	N = 0	
BMI	1011	Minus	N = 1	
BGE	1100	Greater or Equal	$N \oplus V = 0$	$X \ge Y$ (Signed)
BLT	1101	Less Than	N ⊕ V = 1	X < Y (Signed)
BGT	1110	Greater Than	$Z \lor (N \oplus V) = 0$	X > Y (Signed)
BLE	1111	Less or Equal	$Z \lor (N \oplus V) = 1$	$X \le Y$ (Signed)

BT, BF, BHS, and BLO are synonyms for BRA, BRN, BCC, and BCS, respectively.

Bcc (branch conditionally)

			Instru	Instruction code						
Adressing mode	Mnem.	Operands	1st byte		2nd byte	3rd byte	4th byte	No. of states		
PC relative	BRA (BT)	d:8	4	0	disp.			4		
PC relative	BRN (BF)	d:8	4	1	disp.			4		
PC relative	BHI	d:8	4	2	disp.			4		
PC relative	BLS	d:8	4	3	disp.			4		
PC relative	BCC (BHS)	d:8	4	4	disp.			4		
PC relative	BCS (BLO)	d:8	4	5	disp.			4		
PC relative	BNE	d:8	4	6	disp.			4		
PC relative	BEQ	d:8	4	7	disp.			4		
PC relative	BVC	d:8	4	8	disp.			4		
PC relative	BVS	d:8	4	9	disp.			4		
PC relative	BPL	d:8	4	А	disp.			4		
PC relative	BMI	d:8	4	В	disp.			4		
PC relative	BGE	d:8	4	С	disp.			4		
PC relative	BLT	d:8	4	D	disp.			4		
PC relative	BGT	d:8	4	Е	disp.			4		
PC relative	BLE	d:8	4	F	disp.			4		

Instruction Formats and Number of Execution States

* The branch address must be even.




BCLR (bit clear) 2.2.8


2.2.8 BCLR (bit clear)		BCLR
Operation	Condition Code	
$0 \rightarrow$ (<bit no.=""> of <ead>)</ead></bit>	I H N Z V C	
Assembly-Language Format		
BCLR #xx:3, <ead></ead>	I: Previous value remains unchanged.	
BCLR Rn, <ead></ead>	H: Previous value remains unchanged.	
Operand Size	N: Previous value remains unchanged.	
Byte	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: Previous value remains unchanged.	

Description

This instruction clears a specified bit in the destination operand to 0. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit general register. The destination operand can be located in a general register or memory.

The specified bit is not tested before being cleared. The condition code flags are not altered.





Instruction Formats and Number of Execution States


Addressing	Mnem.	Operands		Instruction code										
mode	winem.	Operands	1st b	oyte	2nd b	oyte	3rd byte		4th byte		states			
Register direct	BCLR	#xx:3, Rd	7	2	0 IMM	rd					2			
Register indirect	BCLR	#xx:3,@Rd	7	D	0 rd	0	7	2	0 IMM	0	8			
Absolute address	BCLR	#xx:3,@aa:8	7	F	ab	S	7	2	0 IMM	0	8			
Register direct	BCLR	Rn, Rd	6	2	rn	rd					2			
Register indirect	BCLR	Rn, @Rd	7	D	0 rd	0	6	2	rn	0	8			
Absolute address	BCLR	Rn, @aa:8	7	F	abs	6	6	2	rn	0	8			

Register direct, register indirect, or absolute addressing.

2.2.9 BIAND (bit invert AND)		BIAND
Operation	Condition Code	
$C \land [\neg (of)] \rightarrow C$	I H N Z V C	
Assembly-Language Format		
BIAND #xx:3, <ead></ead>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Previous value remains unchanged.	
	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: ANDed with the inverse of the specified bit.	

This instruction ANDs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No. $\langle EAd \rangle^* \rightarrow Byte data in register or memory$



The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Operands		Instruction code										
mode	winem.	Operanus	1st byte		2nd byte		3rd byte		4th byte		states			
Register direct	BIAND	#xx:3, Rd	7	6	1 IMM	rd					2			
Register indirect	BIAND	#xx:3,@Rd	7	С	0 rd	0	7	6	1 IMN	0	6			
Absolute address	BIAND	#xx:3,@aa:8	7	E	ab	S	7	6	1 IMN	0	6			


* Register direct, register indirect, or absolute addressing.

2.2.10 BILD (bit invert load)		BILD								
Operation	Condition Code									
\neg (<bit no.=""> of <ead>) \rightarrow C</ead></bit>	I H N Z V C									
Assembly-Language Format										
BILD #xx:3, <ead></ead>	I: Previous value remains unchanged.									
Operand Size	H: Previous value remains unchanged.									
Byte	N: Previous value remains unchanged.									
	Z: Previous value remains unchanged.									
	V: Previous value remains unchanged.									
	C: Loaded with the inverse of the specified bit.									

This instruction loads the inverse of a specified bit into the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data.

Bit No

The operation is shown schematically below.



The value of the specified bit is not changed.

Instruction Formats and Number of Execution States


Addressing	Mnem.	Operands		No. of								
mode	winem.	Operations	1st byte		2nd byte		3rd byte		4th byte			states
Register direct	BILD	#xx:3, Rd	7	7	1 IMM	rd						2
Register indirect	BILD	#xx:3,@Rd	7	С	0 rd	0	7	7	1	IMM	0	6
Absolute address	BILD	#xx:3,@aa:8	7	E	ab	DS	7	7	1	IMM	0	6

* Register direct, register indirect, or absolute addressing.

2.2.11 BIOR (bit invert inclusi	ve OR)	BIOR							
Operation	Condition Code								
$C \lor [\neg \ (of <\mathsf{EAd}>)] \to C$	I H N Z V C								
Assembly-Language Format									
BIOR #xx:3 , <ead></ead>	I: Previous value remains unchanged.								
Operand Size	H: Previous value remains unchanged.								
Byte	N: Previous value remains unchanged.								
	Z: Previous value remains unchanged.								
	V: Previous value remains unchanged.								
	C: ORed with the inverse of the specified bit.								

This instruction ORs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No. $\langle EAd \rangle^* \rightarrow$ Byte data in register or memory



The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Operands	Instruction code										No. of	
mode	WITETT.	Operands	1st byte		2nd byte			3rd I	oyte	4th byte			states	
Register direct	BIOR	#xx:3, Rd	7	4	1	IMM	rd						2	
Register indirect	BIOR	#xx:3,@Rd	7	С	0	rd	0	7	4	1	IM	0	6	
Absolute address	BIOR	#xx:3,@aa:8	7	E		ab	S	7	4	1	IMM	0	6	


* Register direct, register indirect, or absolute addressing.

2.2.12 BIST (bit invert store)		BIST
Operation	Condition Code	
$\neg \text{ C} \rightarrow (\text{ of })$	I H N Z V C	
Assembly-Language Format		
BIST #xx:3, <ead></ead>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Previous value remains unchanged.	
	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: Previous value remains unchanged.	

This instruction stores the inverse of the carry flag to a specified bit location in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow Byte data in register or memory$



The values of the unspecified bits are not changed.

Instruction Formats and Number of Execution States


Addressing	Mnem.	Operands			No. of							
mode	winem.	inem. Operands		oyte	2nd byte	3rd byte		4th byte		yte	states	
Register direct	BIST	#xx:3, Rd	6	7	1 IMM rd						2	
Register indirect	BIST	#xx:3,@Rd	7	D	0 rd 0	6	7	1	IMM	0	8	
Absolute address	BIST	#xx:3,@aa:8	7	F	abs	6	7	1	IMM	0	8	

* Register direct, register indirect, or absolute addressing.

2.2.13 BIXOR (bit invert exclu	isive OR)	BIXOR
Operation	Condition Code	
$C \oplus [\neg (of)] \to C$	I H N Z V C	
Assembly-Language Format		
BIXOR #xx:3, <ead></ead>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Previous value remains unchanged.	
	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: Exclusive-ORed with the inverse of the specific	ed bit.

This instruction exclusive-ORs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No. $\langle EAd \rangle^* \rightarrow$ Byte data in register or memory



The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Operanda		No. of								
mode		n. Operands		oyte	2nd byte		3rd I	byte	4th byte		states	
Register direct	BIXOR	#xx:3, Rd	7	5	1 IMM	rd					2	
Register indirect	BIXOR	#xx:3,@Rd	7	С	0 rd	0	7	5	1 IM	1 0	6	
Absolute address	BIXOR	#xx:3,@aa:8	7	E	ab	S	7	5	1 IM	1 0	6	

* Register direct, register indirect, or absolute addressing.




BLD (bit load) 2.2.14

2.2.14 BLD (bit load)		BLD
Operation	Condition Code	
(<bit no.=""> of <ead>) \rightarrow C</ead></bit>	I H N Z V C	
Assembly-Language Format		
BLD #xx:3, <ead></ead>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Previous value remains unchanged.	
	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: Loaded with the specified bit.	

Description

This instruction loads a specified bit into the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

7 Bit No. $\langle EAd \rangle^* \rightarrow Byte data in register or memory$



#xx:3

The value of the specified bit is not changed.

Instruction Formats and Number of Execution States


Addressing	Mnem.	Operands			No. of							
mode Winem.		Operanus	1st byte		2nd byte		3rd byte		4th byte		states	
Register direct	BLD	#xx:3, Rd	7	7	0 IMM	rd						2
Register indirect	BLD	#xx:3,@Rd	7	С	0 rd	0	7	7	0	IMM	0	6
Absolute address	BLD	#xx:3,@aa:8	7	E	ab	S	7	7	0	IMM	0	6

Register direct, register indirect, or absolute addressing. *

2.2.15 BNOT (bit NOT)		BNOT
Operation	Condition Code	
¬ (<bit no.=""> of <ead>)</ead></bit>	I H N Z V C	
\rightarrow (<bit no.=""> of <ead>)</ead></bit>		
Assembly-Language Format	I: Previous value remains unchanged.	
BNOT #xx:3, <ead></ead>	H: Previous value remains unchanged.	
BNOT Rn, <ead></ead>	N: Previous value remains unchanged.	
Operand Size	Z: Previous value remains unchanged.	
Byte	V: Previous value remains unchanged.	
	C: Previous value remains unchanged.	

This instruction inverts a specified bit in a general register or memory location. The bit number is specified by 3-bit immediate data, or by the lower three-bits of a general register.

The operation is shown schematically below.



The bit is not tested before being inverted. The condition code flags are not altered.

Addressing	Mnem.	Operanda		No. of						
mode	minern.	Operands	1st b	yte	2nd byte	3rd	byte	4th b	oyte	states
Register direct	BNOT	#xx:3, Rd	7	1	0 IMM ro	ł				2
Register indirect	BNOT	#xx:3,@Rd	7	D	0 rd 0	7	1	0 IMM	0	8
Absolute address	BNOT	#xx:3,@aa:8	7	F	abs	7	1	0 IMM	0	8
Register direct	BNOT	Rn, Rd	6	1	rn rd					2
Register indirect	BNOT	Rn, @Rd	7	D	0 rd 0	6	1	rn	0	8
Absolute address	BNOT	Rn, @aa:8	7	F	abs	6	1	rn	0	8

Instruction Formats and Number of Execution States

* Register direct, register indirect, or absolute addressing.

Renesas


2.2.16 BOR (bit inclusive OR)		BOR						
Operation	Condition Code							
$C \lor (of) \to C$	I H N Z V C							
Assembly-Language Format								
BOR #xx:3, <ead></ead>	I: Previous value remains unchanged.							
Operand Size	H: Previous value remains unchanged.							
Byte	N: Previous value remains unchanged.							
	Z: Previous value remains unchanged.							
	V: Previous value remains unchanged.							
	C: ORed with the specified bit.							

This instruction ORs a specified bit with the carry flag and places the result in the carry flag.

Bit No.

The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

 $\langle EAd \rangle^* \rightarrow$ Byte data in register or memory



The value of the specified bit is not changed.

Instruction Formats and Number of Execution States


Addressing	Mnem.	Operands			No. of						
mode Minem.		Operations	1st byte		2nd byte	3rd byte		4th byte		states	
Register direct	BOR	#xx:3, Rd	7	4	0 IMM rd						2
Register indirect	BOR	#xx:3,@Rd	7	С	0 rd 0	7	4	0	IMM	0	6
Absolute address	BOR	#xx:3,@aa:8	7	Ε	abs	7	4	0	IMM	0	6

* Register direct, register indirect, or absolute addressing.

2.2.17 BSET (bit set)		BSET
Operation	Condition Code	
$1 \rightarrow (\text{ of })$	I H N Z V C	
Assembly-Language Format		
BSET #xx:3, <ead></ead>	I: Previous value remains unchanged.	
BSET Rn, <ead></ead>	H: Previous value remains unchanged.	
Operand Size	N: Previous value remains unchanged.	
Byte	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: Previous value remains unchanged.	

This instruction sets a specified bit in the destination operand to 1. The bit number can be specified by 3-bit immediate data, or by the lower three-bits of an 8-bit general register. The destination operand can be located in a general register or memory.

The specified bit is not tested before being cleared. The condition code flags are not altered.



Instruction Formats and Number of Execution States

Addressing	Mnem.	Operands			No. of									
mode	winem.	Operands	s 1st byte		2nd byte			3rd byte		4th byte		yte	states	
Register direct	BSET	#xx:3, Rd	7	0	0	MM	rd						2	
Register indirect	BSET	#xx:3,@Rd	7	D	0	rd	0	7	0	0	IMM	0	8	
Absolute address	BSET	#xx:3,@aa:8	7	F		ab	s	7	0	0	IMM	0	8	
Register direct	BSET	Rn, Rd	6	0	rr	ו	rd						2	
Register indirect	BSET	Rn, @Rd	7	D	0	rd	0	6	0		rn	0	8	
Absolute address	BSET	Rn, @aa:8	7	F		abs	6	6	0		rn	0	8	

* Register direct, register indirect, or absolute addressing.

Renesas

ine)	BSR
Condition Code	
I H N Z V C	
I: Previous value remains unchanged.	
H: Previous value remains unchanged.	
N: Previous value remains unchanged.	
Z: Previous value remains unchanged.	
V: Previous value remains unchanged.	
C: Previous value remains unchanged.	
	I H N Z V C I H N Z V C I: Previous value remains unchanged. H: Previous value remains unchanged. N: Previous value remains unchanged. Z: Previous value remains unchanged. V: Previous value remains unchanged.

This instruction pushes the program counter (PC) value onto the stack, then adds a specified displacement to the program counter value and branches to the resulting address. The program counter value used is the address of the instruction following the BSR instruction.


The displacement is a signed 8-bit value which must be even. The possible branching range is -126 to +128 bytes from the address of the BSR instruction.

Addressing mode	Mnem.	Operande			No. of					
	Mnem. Operands	1st b	yte	2nd byte	3rd byte	4th byte	states			
PC-relative	BSR	d:8	5 5		5 5		disp			6

2.2.19 BST (bit store)		BST						
Operation	Condition Code							
$C \rightarrow (\text{ of })$	I H N Z V C							
Assembly-Language Format								
BST #xx:3, <ead></ead>	I: Previous value remains unchanged.							
Operand Size	H: Previous value remains unchanged.							
Byte	N: Previous value remains unchanged.							
	Z: Previous value remains unchanged.							
	V: Previous value remains unchanged.							
	C: Previous value remains unchanged.							

This instruction stores the carry flag to a specified flag location in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

<EAd>*→ Byte data in register or memory



Instruction Formats and Number of Execution States

Addressing Mnem.	om Onerende		Instruction code								
	Mnem. Operands	1st	byte	2nd b	yte	3rd b	oyte	4th byte	states		
Register direct	BST	#xx:3, Rd	6	7	0 IMM	rd				2	
Register indirect	BST	#xx:3,@Rd	7	D	0 rd	0	6	7	0 імм о	8	
Absolute address	BST	#xx:3,@aa:8	7	F	ab	S	6	7	0 IMM 0	8	

* Register direct, register indirect, or absolute addressing.




2.2.20 BTST (bit test)

2.2.20 DIST (DILLESL)		DISI						
Operation	Condition Code							
$\neg \text{ (of)} \rightarrow Z$	I H N Z V C							
Assembly-Language Format								
BTST #xx:3, <ead></ead>	I: Previous value remains unchanged.							
BTST Rn, <ead></ead>	H: Previous value remains unchanged.							
Operand Size	N: Previous value remains unchanged.							
Byte	Z: Set to 1 when the specified bit is zero; otherwise cleared to 0.							
	V: Previous value remains unchanged.							
	C: Previous value remains unchanged.							

RTST

Description

This instruction tests a specified bit in a general register or memory location and sets or clears the Zero flag accordingly. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit general register. The operation is shown schematically below.



The value of the specified bit is not altered.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Mnem. Operands		Instruction code							
mode	winem.	Operands	1st byte		2nd byte	3rd byte		4th b	yte	states	
Register direct	BTST	#xx:3, Rd	7	3	0 IMM rd					2	
Register indirect	BTST	#xx:3,@Rd	7	С	0 rd 0	7	3		0	6	
Absolute address	BTST	#xx:3,@aa:8	7	E	abs	7	3	0 IMM	0	6	
Register direct	BTST	Rn, Rd	6	3	rn rd					2	
Register indirect	BTST	Rn, @Rd	7	С	0 rd 0	6 3	3	rn	0	6	
Absolute address	BTST	Rn, @aa:8	7	E	abs	6 3	3	rn	0	6	


* Register direct, register indirect, or absolute addressing.

2.2.21 BXOR (bit exclusive OR)	BXOR
Operation	Condition Code	
$C \oplus (of) \rightarrow C$	I H N Z V C	
Assembly-Language Format		
BXOR #xx:3, <ead></ead>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Previous value remains unchanged.	
	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: Exclusive-ORed with the specified bit.	

This instruction exclusive-ORs a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow Byte data in register or memory$



The value of the specified bit is not changed.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Operanda			Ins	tructio	n code	Э			No. of
mode	Minerii.			oyte	2nd b	yte	3rd b	oyte	4th by	te	states
Register direct	BXOR	#xx:3, Rd	7	5	0 IMM	rd					2
Register indirect	BXOR	#xx:3,@Rd	7	с	0 rd	0	7	5	0 IM	0	6
Absolute address	BXOR	#xx:3,@aa:8	7	Ε	ab	S	7	5	0 IM	0	6

* Register direct, register indirect, or absolute addressing.



2.2.22 (1) CMP (compare) (byte)		СМР
Operation	Condition Code	
Rd – (EAs); set condition code	I H N Z V C	
Assembly-Language Format		
CMP.B <eas>, Rd</eas>	I: Previous value remains unchanged.	
Operand Size	H: Set to 1 when there is a borrow from bit 3;	
Byte	otherwise cleared to 0.	
	N: Set to 1 when the result is negative; otherwise cleared to 0.	
	Z: Set to 1 when the result is zero; otherwise cleared to 0.	
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.	
	C: Set to 1 when there is a borrow from bit 7; otherwise cleared to 0.	
Description		

This instruction subtracts an 8-bit source register or immediate data from an 8-bit destination register and sets the condition code flags according to the result. The destination register is not altered.

Addressing	Mnem.	Operande			In	structi	on code		No. of
mode			1st byte		2nd byte		3rd byte	4th byte	states
Immediate	CMP.B	#xx:8,Rd	А	rd	IN	IM			2
Register direct	CMP.B	Rs, Rd	1	С	rs	rd			2



	СМР
Condition Code	
I H N Z V C	
$- - \downarrow - \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$	
I: Previous value remains unchanged.	
H: Set to 1 when there is a borrow from bit 11;	
otherwise cleared to 0.	
N: Set to 1 when the result is negative; otherwise cleared to 0.	
Z: Set to 1 when the result is zero; otherwise cleared to 0.	
V: Set to 1 when an overflow occurs; otherwise cleared to 0.	
C: Set to 1 when there is a borrow from bit 15; otherwise cleared to 0.	
	I H N Z V C I: Previous value remains unchanged. H: Set to 1 when there is a borrow from bit 11; otherwise cleared to 0. N: Set to 1 when the result is negative; otherwise cleared to 0. Z: Set to 1 when the result is zero; otherwise cleared to 0. V: Set to 1 when an overflow occurs; otherwise cleared to 0. C: Set to 1 when there is a borrow from bit 15;

This instruction subtracts a source register from a destination register and sets the condition code flags according to the result. The destination register is not altered.

Addressing mode	Mnom	Operande		Instructio	n code		No. of
	Mnem. Operands	1st byte	2nd byte	3rd byte	4th byte	states	
Register direct	CMP.W	Rs, Rd	1 D	0 rs 0 rd			2



2.2.23 DAA (decimal adjust ad	dd)	DAA						
Operation	Condition Code							
Rd (decimal adjust) \rightarrow Rd	I H N Z V C							
Assembly-Language Format								
DAA Rd	I: Previous value remains unchanged.							
Operand Size	H: Unpredictable.							
Byte	N: Set to 1 when the adjusted result is negative; otherwise cleared to 0.							
	Z: Set to 1 when the adjusted result is zero; otherwise cleared to 0.							
	V: Unpredictable.							
	C: Set to 1 when there is a carry from bit 7; otherwise left unchanged.							
Description								

Description

When the result of an addition operation performed by the ADD.B or ADDX instruction on 4-bit BCD data is contained in an 8-bit general register and the carry and half-carry flags, the DAA instruction adjusts the result by adding H'00, H'06, H'60, or H'66 to the general register according to the table below.

Valid results are not assured if this instruction is executed under conditions other than those stated above.

Status befo	Value	Resulting			
C flag	Upper nibble	H flag	Lower nibble	added	C flag
0	0 – 9	0	0 – 9	H'00	0
0	0 - 8	0	A – F	H'06	0
0	0 - 9	1	0 – 3	H'06	0
0	A – F	0	0 – 9	H'60	1
0	9 – F	0	A – F	H'66	1
0	A – F	1	0 – 3	H'66	1
1	0 – 2	0	0 - 9	H'60	1
1	0 – 2	0	A – F	H'66	1
1	0 – 3	1	0 – 3	H'66	1

DAA (decimal adjust add)

DAA

Addressing mode	Mnom	Operanda			Ins	struction	on code		No. of
	Mnem. Operands		1st byte	;	2nd byte		3rd byte	4th byte	states
Register direct	DAA	Rd	0 F	-	0	rd			2



2.2.24 DAS (decimal adjust subtract)

2.2.24 DAS (decimal adjust sul	btract)	DAS
Operation	Condition Code	
Rd (decimal adjust) \rightarrow Rd	I H N Z V C	
Assembly-Language Format		
DAS Rd	I: Previous value remains unchanged.	
Operand Size	H: Unpredictable.	
Byte	N: Set to 1 when the adjusted result is negative; otherwise cleared to 0.	
	Z: Set to 1 when the adjusted result is zero; otherwise cleared to 0.	
	V: Unpredictable.	
	C: Previous value remains unchanged.	
Description		

Description

When the result of a subtraction operation performed by the SUB.B, SUBX, or NEG instruction on 4-bit BCD data is contained in an 8-bit general register and the carry and half-carry flags, the DAA instruction adjusts the result by adding H'00, H'FA, H'A0, or H'9A to the general register according to the table below.

Valid results are not assured if this instruction is executed under conditions other than those stated above.

Status bef	ore adjustment	Value	Resulting		
C flag	Upper nibble	H flag	Lower nibble	added	C flag
0	0 – 9	0	0 – 9	H'00	0
0	0 – 8	1	6 – F	H'FA	0
1	7 – F	0	0 – 9	H'A0	1
1	6 – F	1	6 – F	H'9A	1

Instruction Formats and Number of Execution States

Addressing Mnem.	Operando		Instructi	on code		No. of	
	Mnem. Operands	1st byte	2nd byte	3rd byte	4th byte	states	
Register direct	DAS	Rd	1 F	0 rd			2

2.2.25 DEC (decrement)	DEC
Operation	Condition Code
$Rd - 1 \rightarrow Rd$	I H N Z V C
Assembly-Language Format	
DEC Rd	I: Previous value remains unchanged.
Operand Size	H: Previous value remains unchanged.
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.
	Z: Set to 1 when the result is zero; otherwise cleared to 0.
	V: Set to 1 when an overflow occurs (the previous value in Rd was H'80); otherwise cleared to 0.
	C: Previous value remains unchanged.

This instruction decrements an 8-bit general register and places the result in the general register.

Addressing mode	Mnem.	Operands		No. of			
	winem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	DEC	Rd	1 A	0 rd			2




2.2.26 DIVXU (divide extend as unsigned)

2.2.20 DIVAU (ulviue exteriu a	DIVAU (divide extend as unsigned)										
Operation	Condition Code										
$Rd \div Rs \to Rd$	I H N Z V C										
Assembly-Language Format											
DIVXU Rs, Rd	I: Previous value remains unchanged.										
Operand Size	H: Previous value remains unchanged.										
Byte	N: Set to 1 when the divisor is negative; otherwise cleared to 0.										
	Z: Cleared to 0 when divisor ≠ 0; otherwise not guaranteed.										
	V: Previous value remains unchanged.										
	C: Previous value remains unchanged.										

DIVYII

Description

This instruction divides a 16-bit general register by an 8-bit general register and places the result in the 16-bit general register. The quotient is placed in the lower byte. The remainder is placed in the upper byte. The operation is shown schematically below.



Valid results (Rd, N, Z) are not assured if division by zero is attempted or an overflow occurs.

Division by zero is indicated in the Zero flag. Overflow can be avoided by the coding shown on the next page.

Instruction Formats and Number of Execution States


Addressing	Mnom	Operande		No. of					
mode	Mnem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states		
Register direct	DIVXU	Rs, Rd	5 1	rs 0 rd			14		

DIVXU (divide extend as unsigned)

Note: DIVXU Overflow

Since the DIVXU instruction performs 16-bit \div 8-bit \rightarrow 8-bit division, an overflow will occur if the divisor byte is equal to or less than the upper byte of the dividend. For example, H'FFFF \div H'01 \rightarrow H'FFFF causes an overflow. (The quotient has more than 8 bits.)

Overflows can be avoided by using a subprogram like the following. A work register is required.



Renesas

EEPMOV (move data to EEPROM) 2.2.27

2.2.27 EE	PMOV (move data to	EEPROM)	EEPMOV
Operation		Condition Code	
if R4L ≠ 0 the	n	I H N Z V C	
repeat	$@R5+ \rightarrow @R6+$		
	$\text{R4L}-1 \rightarrow \text{R4L}$	I: Previous value remains unchanged.	
until R4L	= 0	H: Previous value remains unchanged.	
else next;		N: Previous value remains unchanged.	
Assembly-La	anguage Format	Z: Previous value remains unchanged.	
EEPMOV		V: Previous value remains unchanged.	
Operand Size	9	C: Previous value remains unchanged.	

Description

This instruction moves a block of data from the memory location specified in general register R5 to the memory location specified in general register R6. General register R4L gives the byte length of the block.

Data are transferred a byte at a time. After each byte transfer, R5 and R6 are incremented and R4L is decremented. When R4L reaches 0, the transfer ends and the next instruction is executed. No interrupt requests are accepted during the data transfer.

At the end of this instruction, R4L contains H'00. R5 and R6 contain the last transfer address +1.

The memory locations specified by general registers R5 and R6 are read before the block transfer is performed.

Instruction Formats and Number of Execution States

Addressing	Addressing Mnem.	Operands		No. of							
mode		Operands	1st b	yte	2nd byte		3rd byte		4th byte		states
	EEPMOV		7	в	5	C	5	9	8	F	9+4n*

* n is the initial value in R4L ($0 \le n \le 255$). Although n bytes of data are transferred, memory is accessed 2 (n + 1) times, requiring 4 (n + 1) states.

2.2.28 INC (increment)	INC							
Operation	Condition Code							
$Rd + 1 \rightarrow Rd$	I H N Z V C							
Assembly-Language Format								
INC Rd	I: Previous value remains unchanged.							
Operand Size	H: Previous value remains unchanged.							
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.							
	Z: Set to 1 when the result is zero; otherwise cleared to 0.							
	V: Set to 1 when an overflow occurs (the previous value in Rd was H'7F); otherwise cleared to 0.							
	C: Previous value remains unchanged.							
Description								

This instruction increments an 8-bit general register and places the result in the general register.

	Addressing	Mnem.	Operands		Instruct	ion code		No. of	
mode	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states		
	Register direct	INC	Rd	0 A	0 rd			2	



2.2.29 JMP (jump)

J I	-											
Operation	Condition Code											
$(EAd) \to PC$	I H N Z V C											
Assembly-Language Format												
JMP <ea></ea>	I: Previous value remains unchanged.											
Operand Size	H: Previous value remains unchanged.											
—	N: Previous value remains unchanged.											
	Z: Previous value remains unchanged.											
	V: Previous value remains unchanged.											
	C: Previous value remains unchanged.											


JMP

Description

This instruction branches unconditionally to a specified destination address.

The destination address must be even.

Addressing	Mnem.	nem. Operands -		Instruction code								
mode	ivinem. Operands		1st byte		2nd byte		3rd byte	4th byte	states			
Register indirect	JMP	@Rn	5	9	0 rn	0			4			
Absolute address	JMP	@aa:16	5	А	0	0	а	bs.	6			
Memory indirect	JMP	@@aa:8	5	В	ab	s.			8			



This instruction pushes the program counter onto the stack, then branches to a specified destination address. The program counter value pushed on the stack is the address of the instruction following the JSR instruction. The destination address must be even.

Addressing	Mnem. Operands -			No. of					
mode			1st byte		2nd byte		3rd byte	4th byte	states
Register indirect	JSR	@Rn	5	D	0 rn	0			6
Absolute address	JSR	@aa:16	5	E	0	0	a	abs.	8
Memory indirect	JSR	@@aa:8	5	F	abs.				8



2.2.31 LDC (load to control register) LDC

Operation	Condition (Code								
$(EAs) \rightarrow CCR$		Ι]	Н		Ν	Ζ	V	С	
Assembly-Language Format		\$	¢	¢	\updownarrow	\$	\$	\updownarrow	\uparrow	
LDC <eas></eas> , CCR	I: Loaded	from t	he s	our	ce o	pera	nd.			
Operand Size	H: Loaded	from t	he s	our	ce o	pera	nd.			
Byte	N: Loaded	from t	he s	our	ce o	pera	nd.			
	Z: Loaded	from t	he s	our	ce o	pera	nd.			
	V: Loaded	from t	he s	our	ce o	pera	nd.			
	C: Loaded	from t	he s	our	ce o	pera	nd.			

Description

This instruction loads the source operand contents into the condition code register (CCR). Bits 4 and 6 are loaded as well as the flag bits.

No interrupt requests are accepted immediately after this instruction. All interrupts are deferred until after the next instruction.

Addressing mode	Mnem.	Operande			Instructio	on code		No. of
	Minem.	Operands	1st b	yte	2nd byte	3rd byte	4th byte	states
Immediate	LDC	#xx:8, CCR	0	7	IMM			2
Register direct	LDC	Rs, CCR	0	3	0 rs			2

2.2.32 (1) MOV (move data) (byte		MOV
Operation	Condition Code	
$Rs\toRd$	I H N Z V C	
Assembly-Language Format		
MOV.B Rs, Rd	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Set to 1 when the data value is negative; otherwise cleared to 0.	
	Z: Set to 1 when the data value is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Previous value remains unchanged.	
– • •		

This instruction moves one byte of data from a source register to a destination register and sets condition code flags according to the data value.

Addressing	Mnem.	Operands	Instructi				on code	No. of	
mode	winem.	Operanus	1st	byte	2nd	byte	3rd byte	4th byte	states
Register direct	MOV.B	Rs, Rd	0	С	rs	rd			2



Condition Code	
I H N Z V C	
I: Previous value remains unchanged.	
H: Previous value remains unchanged.	
N: Set to 1 when the data value is negative; otherwise cleared to 0.	
Z: Set to 1 when the data value is zero; otherwise cleared to 0.	
V: Cleared to 0.	
C: Previous value remains unchanged.	
	I: Previous value remains unchanged. H: Previous value remains unchanged. N: Set to 1 when the data value is negative; otherwise cleared to 0. Z: Set to 1 when the data value is zero; otherwise cleared to 0. V: Cleared to 0.

This instruction moves one word of data from a source register to a destination register and sets condition code flags according to the data value.

Addressing	Mnem.	Operando		Instructio	n code		No. of
mode	winem.	Operands	Operands 1st byte 2nd byte 3rd byte 4th b		4th byte	states	
Register direct	MOV.W	Rs, Rd	0 D	0 rs 0 rd			2



2.2.32 (3) MOV (move data) (byte)	MOV
Operation	Condition Code	
$(EAs) \rightarrow Rd$	I H N Z V C	
Assembly-Language Format		
MOV.B <eas>, Rd</eas>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Set to 1 when the data value is negative; otherwise cleared to 0.	
	Z: Set to 1 when the data value is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Previous value remains unchanged.	
Description		

This instruction moves one byte of data from a source operand to a destination register and sets condition code flags according to the data value.

The MOV.B @R7+, Rd instruction should never be used, because it leaves an odd value in the stack pointer. See section 3.2.3 for details.

Instruction Formats and Number of Execution States

Addressing	Mnem.	Inem. Operands -		Instruction code						
mode	winem.	Operatios	1st I	byte	2nd byte	3rd byte	4th byte	states		
Immediate	MOV.B	#xx:8, Rd	F	rd	IMM			2		
Register indirect	MOV.B	@RS, Rd	6	8	0 rs rd			4		
Register indirect with displacement	MOV.B	@(d:16,Rs),Rd	6	E	0 rs rd	C	disp.	6		
Register indirect with post-increment	MOV.B	@Rs+, Rd	6	с	0 rs rd			6		
Absolute address	MOV.B	@aa:8, Rd	2	rd	abs			4		
Absolute address	MOV.B	@aa:16, Rd	6	А	0 rd	á	abs.	6		

2.2.32 (4) MOV (move data) (we	ord)	MOV
Operation	Condition Code	
$(EAs) \rightarrow Rd$	I H N Z V C	
Assembly-Language Format		
MOV.W <eas>, Rd</eas>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Word	N: Set to 1 when the data value is negative; otherwise cleared to 0.	
	Z: Set to 1 when the data value is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Previous value remains unchanged.	
Description		

This instruction moves one word of data from a source operand to a destination register and sets condition code flags according to the data value.

If the source operand is in memory, it must be located at an even address.

MOV.W @R7+, Rd is identical in machine language to POP.W Rd.

Note that the LSIs in the H8/300L Series contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.

Instruction Formats and Number of Execution States

Addressing	Mnem. Operands			Instruction code							
mode	winem.	Operatios	1st by	1st byte		nd byte		3rd byte	4th byte	states	
Immediate	MOV.W	#xx:16, Rd	7	9	0	0	rd	I	MM	4	
Register indirect	MOV.W	@RS, Rd	6	9	0 rs	0	rd			4	
Register indirect with displacement	MOV.W	@(d:16,Rs),Rd	6	F	0 rs	0	rd		disp.	6	
Register indirect with post-increment	MOV.W	@Rs+, Rd	6	D	0 rs	0	rd			6	
Absolute address	MOV.W	@aa:16, Rd	6	В	0	0	rd		abs.	6	

2.2.32 (5) MOV (move data) (byte)	MOV
Operation	Condition Code	
$Rs \to (EAd)$	I H N Z V C	
Assembly-Language Format		
MOV.B Rs, <ead></ead>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Set to 1 when the data value is negative; otherwise cleared to 0.	
	Z: Set to 1 when the data value is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Previous value remains unchanged.	
Described and		

This instruction moves one byte of data from a source register to memory and sets condition code flags according to the data value.

The MOV.B Rs, @–R7 instruction should never be used, because it leaves an odd value in the stack pointer. See section 3.2.3, Outline of Exception Handling Operation, for details.

The instruction MOV.B RnH, @–Rn or MOV.B RnL, @–Rn decrements register Rn, then moves the upper or lower byte of the decremented result to memory.

Instruction Formats and Number of Execution States

Addressing	Mnem. Operands		Instruction code							No. of
mode	winem.	Operands	1st b	yte	2r	nd k	oyte	3rd byte	4th byte	states
Register indirect	MOV.B	Rs, @Rd	6	8	1	rd	rs			4
Register indirect with displacement	MOV.B	Rs, @(d:16,Rd)	6	Е	1	rd	rs		disp.	6
Register indirect with pre-decrement	MOV.B	Rs, @-Rd	6	с	1	rd	rs			6
Absolute address	MOV.B	Rs,@aa:8	3	rs		ab	S			4
Absolute address	MOV.B	Rs,@aa:16	6	А	8		rs		abs.	6

2.2.32 (6) MOV (move data) (wo	ord)	MOV
Operation	Condition Code	
$Rs \to (EAd)$	I H N Z V C	
Assembly-Language Format		
MOV.W Rs, <ead></ead>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Word	N: Set to 1 when the data value is negative; otherwise cleared to 0.	
	Z: Set to 1 when the data value is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Previous value remains unchanged.	
Description		

This instruction moves one word of data from a general register to memory and sets condition code flags according to the data value.

The destination address in memory must be even.

MOV.W Rs, @-R7 is identical in machine language to PUSH.W Rs.

The instruction MOV.W Rn, @–Rn decrements register Rn by 2, then moves the decremented result to memory.


Note that the LSIs in the H8/300L Series contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.

Instruction Formats and Number of Execution States

Addressing	Mnem. Operands			No. of				
mode	winem.	Operatios	1st byte		2nd byte	3rd byte	4th byte	states
Register indirect	MOV.W	Rs, @Rd	6	9	1 rd 0 rs			4
Register indirect with displacement	MOV.W	Rs, @(d:16, Rd)	6	F	1 rd 0 rs	d	lisp.	6
Register indirect with pre-decrement	MOV.W	Rs, @-Rd	6	D	1 rd 0 rs			6
Absolute address	MOV.W	Rs, @aa:16	6	В	8 0 rs	а	bs.	6

2.2.33 MULXU (multiply extend as unsigned)							
Operation	Condition Code						
$Rd \times Rs \to Rd$	I H N Z V C						
Assembly-Language Format							
MULXU Rs, Rd	I: Previous value remains unchanged.						
Operand Size	H: Previous value remains unchanged.						
Byte	N: Previous value remains unchanged.						
	Z: Previous value remains unchanged.						
	V: Previous value remains unchanged.						
	C: Previous value remains unchanged.						

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit multiplication. It multiplies a destination register by a source register and places the result in the destination register. The source register is an 8-bit register. The destination register is a 16-bit register containing the data to be multiplied in the lower byte. (The upper byte is ignored.) The result is placed in both bytes of the destination register. The operation is shown schematically below.



The multiplier can occupy either the upper or lower byte of the source register.

Addressing mode	Mnem. Operands			No. of			
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	MULXU	Rs, Rd	5 0	rs 0 rd			14



2.2.34 NEG (negate)	NEG							
Operation	Condition Code							
$0 - Rd \rightarrow Rd$	I H N Z V C							
Assembly-Language Format								
NEG Rd	I: Previous value remains unchanged.							
Operand Size	H: Set to 1 when there is a borrow from bit 3;							
Byte	otherwise cleared to 0.							
	N: Set to 1 when the result is negative; otherwise cleared to 0.							
	Z: Set to 1 when the result is zero; otherwise cleared to 0.							
	 V: Set to 1 when an overflow occurs (the previous contents of the destination register was H'80); otherwise cleared to 0. 							
	C: Set to 1 when there is a borrow from bit 7 (the previous contents of the destination register was not H'00); otherwise cleared to 0.							
Description								

This instruction replaces the contents of an 8-bit general register with its two's complement (subtracts the register contents from H'00).

If the original contents of the destination register was H'80, the register value remains H'80 and the overflow flag is set.

Addressing mode	Mnem.	Operands		Instruction code				No. of	
	winem.	Operands	1st b	oyte	2nd	byte	3rd byte	4th byte	states
Register direct	NEG	Rd	1	7	8	rd			2

2.2.35 NOP (no operation)		NOP				
Operation	Condition Code					
$PC + 2 \rightarrow PC$	I H N Z V C					
Assembly-Language Format						
NOP	I: Previous value remains unchanged.					
Operand Size	H: Previous value remains unchanged.					
—	N: Previous value remains unchanged.					
	Z: Previous value remains unchanged.					
	V: Previous value remains unchanged.					
	C: Previous value remains unchanged.					

This instruction only increments the program counter, causing the next instruction to be executed. The internal state of the CPU does not change.

Addressing	Mnem.	Mnem. Operands –		Instruction code					
	mode	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states	
		NOP		0 0	0 0			2	



2.2.36 NOT (NOT = logical complement) Operation Condition Code

$\neg Rd \to Rd$	I H N Z V C
Assembly-Language Format	
NOT Rd	I: Previous value remains unchanged.
Operand Size	H: Previous value remains unchanged.
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.
	Z: Set to 1 when the result is zero; otherwise cleared to 0.
	V: Cleared to 0.
	C: Previous value remains unchanged.

Description

This instruction replaces the contents of an 8-bit general register with its one's complement (subtracts the register contents from H'FF).

Addressing mode	Mnem.	Operands		No. of			
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	NOT	Rd	1 7	0 rd			2

2.2.37 OR (inclusive OR logi	cal)	OR			
Operation	Condition Code				
$Rd \lor (EAs) \to Rd$	I H N Z V C				
Assembly-Language Format					
OR <eas>, Rd</eas>	I: Previous value remains unchanged.				
Operand Size	H: Previous value remains unchanged.				
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.				
	Z: Set to 1 when the result is zero; otherwise cleared to 0.				
	V: Cleared to 0.				
	C: Previous value remains unchanged.				
Description					

This instruction ORs the source operand with the contents of an 8-bit general register and places the result in the general register.

Addressing mode	Mnem.	Operands		Instruction code					
		Operands	1st b	oyte	2nd	byte	3rd byte	4th byte	states
Immediate	OR	#xx:8, Rd	С	rd	IN	1M			2
Register direct	OR	Rs, Rd	1	4	rs	rd			2



ORC (inclusive OR control register) 2.2.38

2.2.38 ORC (inclusive OR control register)						
Operation	Condition Code					
$CCR \lor \texttt{\#IMM} \to CCR$	I H N Z V C					
Assembly-Language Format	$\begin{array}{c c c c c c c c c c c c c c c c c c c $					
ORC #xx:8, CCR	I: ORed with bit 7 of the immediate data.					
Operand Size	H: ORed with bit 5 of the immediate data.					
Byte	N: ORed with bit 3 of the immediate data.					
	Z: ORed with bit 2 of the immediate data.					
	V: ORed with bit 1 of the immediate data.					
	C: ORed with bit 0 of the immediate data.					

Description

This instruction ORs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are ORed as well as the flag bits.

No interrupt requests are accepted immediately after this instruction. All interrupts are deferred until after the next instruction.

Addressing mode	Mnem.	Operands		Instruct	ion code		No. of
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Immediate	ORC	#xx:8, CCR	0 4	IMM			2

2.2.39 POP (pop data)		POP					
Operation	Condition Code						
$@SP+ \rightarrow Rn$	I H N Z V C						
Assembly-Language Format							
POP Rn	I: Previous value remains unchanged.						
Operand Size	H: Previous value remains unchanged.						
Word	N: Set to 1 when the data value is negative; otherwise cleared to 0.						
	Z: Set to 1 when the data value is zero; otherwise cleared to 0.						
	V: Cleared to 0.						
	C: Previous value remains unchanged.						
Barris tarta a							

This instruction pops data from the stack to a 16-bit general register and sets condition code flags according to the data value.

POP.W Rn is identical in machine language to MOV.W @SP+, Rn.

Addressing mode	Mnom	Operands		Instruction	on code		No. of
	Mnem. Opera	Operanus	1st byte	2nd byte	3rd byte	4th byte	states
	POP	Rd	6 D	7 0 rn			6



2.2.40 PUSH (push data)		PUSH
Operation	Condition Code	
$Rn \rightarrow @-SP$	I H N Z V C	
Assembly-Language Format		
PUSH Rn	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Word	N: Set to 1 when the data value is negative; otherwise cleared to 0.	
	Z: Set to 1 when the data value is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Previous value remains unchanged.	
– <i>– – –</i>		

This instruction pushes data from a 16-bit general register onto the stack and sets condition code flags according to the data value.


PUSH.W Rn is identical in machine language to MOV.W Rn, @-SP.

Addressing mode	Mnom	Operando		Instruct	ion code		No. of
	Mnem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
	PUSH	Rs	6 D	F 0 rn			6

2.2.41 ROTL (rotate left)		ROTL				
Operation	Condition Code					
Rd (rotated left) \rightarrow Rd	I H N Z V C					
Assembly-Language Format						
ROTL Rd	I: Previous value remains unchanged.					
Operand Size	H: Previous value remains unchanged.					
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.					
	Z: Set to 1 when the result is zero; otherwise cleared to 0.					
	V: Cleared to 0.					
	C: Receives the previous value in bit 7.					

This instruction rotates an 8-bit general register one bit to the left. The most significant bit is rotated to the least significant bit, and also copied to the carry flag.

The operation is shown schematically below.



Instruction Formats and Number of Execution States


Addressing mode	Mnom	Operando			In	structi	on code		No. of
	Mnem.	Operands	1st b	yte	2nd b	oyte	3rd byte	4th byte	states
Register direct	ROTL	Rd	1	2	8	rd			2

2.2.42 ROTR **ROTR** (rotate right) Condition Code Operation Rd (rotated right) \rightarrow Rd Ι Η Ν Ζ 1 1 0 1 Assembly-Language Format ROTR Rd I: Previous value remains unchanged. **Operand Size** H: Previous value remains unchanged. Byte N: Set to 1 when the result is negative; otherwise cleared to 0. Z: Set to 1 when the result is zero: otherwise cleared to 0. V: Cleared to 0. C: Receives the previous value in bit 0.

Description

This instruction rotates an 8-bit general register one bit to the right. The least significant bit is rotated to the most significant bit, and also copied to the carry flag.

The operation is shown schematically below.




Addressing	Mnom	Operando			In	structi	on code		No. of
mode	Mnem.	Operands	1st b	yte	2nd	byte	3rd byte	4th byte	states
Register direct	ROTR	Rd	1	3	8	rd			2

2.2.43 ROTXL (rotate with extend carry left)							
Operation	Condition Code						
Rd (rotated with carry left) \rightarrow Rd	I H N Z V C						
Assembly-Language Format							
ROTXL Rd	I: Previous value remains unchanged.						
Operand Size	H: Previous value remains unchanged.						
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.						
	Z: Set to 1 when the result is zero; otherwise cleared to 0.						
	V: Cleared to 0.						
	C: Receives the previous value in bit 7.						
Desculution							

This instruction rotates an 8-bit general register one bit to the left through the carry flag. The carry flag is rotated into the least significant bit of the register. The most significant bit rotates into the carry flag.

The operation is shown schematically below.



Addressing	Mnom	Operanda		Instructi	on code		No. of
mode	Mnem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	ROTXL	Rd	1 2	0 rd			2




ROTXR (rotate with extend carry right) 2.2.44

2.2.44 ROTXR (rotate with ext	end carry right)	ROTXR
Operation	Condition Code	
Rd (rotated with carry right) \rightarrow Rd	I H N Z V C	
Assembly-Language Format		
ROTXR Rd	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.	
	Z: Set to 1 when the result is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Receives the previous value in bit 0.	

Description

This instruction rotates an 8-bit general register one bit to the right through the carry flag. The least significant bit is rotated into the carry flag. The carry flag rotates into the most significant bit.

The operation is shown schematically below.



	Addressing mode	Mnom	Operands		Instructi	on code		No. of
		Mnem. Ope	Operands	1st byte	2nd byte	3rd byte	4th byte	states
	Register direct	ROTXR	Rd	1 3	0 rd			2

2.2.45 RTE (return from excep	otion)	RTE			
Operation	Condition Code				
$@SP+ \rightarrow CCR$	I H N Z V C				
$@SP+ \rightarrow PC$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $				
Assembly-Language Format	I: Restored from stack.				
RTE	H: Restored from stack.				
Operand Size	N: Restored from stack.				
—	Z: Restored from stack.				
	V: Restored from stack.				
	C: Restored from stack.				

This instruction returns from an exception-handling routine. It pops the condition code register (CCR) and program counter (PC) from the stack. Program execution continues from the address restored to the program counter.

The CCR and PC contents at the time of execution of this instruction are lost.

The CCR is one byte in size, but it is popped from the stack as a word (in which the lower 8 bits are ignored). This instruction therefore adds 4 to the value of the stack pointer (R7).

Addressing mode Mnem	Mnom	Operands		Instructi	on code		No. of
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
	RTE		5 6	7 0			10



2.2.46 RTS (return from subroutine)					
Operation	Condition Code				
$@SP+ \rightarrow PC$	I H N Z V C				
Assembly-Language Format					
RTS	I: Previous value remains unchanged.				
Operand Size	H: Previous value remains unchanged.				
_	N: Previous value remains unchanged.				
	Z: Previous value remains unchanged.				
	V: Previous value remains unchanged.				
	C: Previous value remains unchanged.				

This instruction returns from a subroutine. It pops the program counter (PC) from the stack.

Program execution continues from the address restored to the program counter.


The PC contents at the time of execution of this instruction are lost.

Addressing Mnem.	Mnom	Operando		Instructi	on code		No. of
	Operands	1st byte	2nd byte	3rd byte	4th byte	states	
	RTS		5 4	7 0			8

2.2.47 SHAL (shift arithmetic left)					
Operation	Condition Code				
Rd (shifted arithmetic left) \rightarrow Rd	I H N Z V C				
Assembly-Language Format					
SHAL Rd	I: Previous value remains unchanged.				
Operand Size	H: Previous value remains unchanged.				
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.				
	Z: Set to 1 when the result is zero; otherwise cleared to 0.				
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.				
	C: Receives the previous value in bit 7.				

This instruction shifts an 8-bit general register one bit to the left. The most significant bit shifts into the carry flag, and the least significant bit is cleared to 0.

The operation is shown schematically below.



The SHAL instruction is identical to the SHLL instruction except for its effect on the overflow (V) flag.

Addressing mode Mnen	Mnom	Operando		No. of			
	winem.	. Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SHAL	Rd	1 0	8 rd			2




2.2.48 SHAR (shift arithmetic right)

2.2.48 SHAR (shift arithmetic r	right)	SHAR
Operation	Condition Code	
Rd (shifted arithmetic right) \rightarrow Rd	I H N Z V C	
Assembly-Language Format		
SHAR Rd	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.	
	Z: Set to 1 when the result is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Receives the previous value in bit 0.	

Description

This instruction shifts an 8-bit general register one bit to the right. The most significant bit remains unchanged. The sign of the result does not change. The least significant bit shifts into the carry flag.




The operation is shown schematically below.

Addressing Mnem.	Mnom	Operands		Instructi	on code		No. of
	Operands	1st byte	2nd byte	3rd byte	4th byte	states	
Register direct	SHAR	Rd	1 1	8 rd			2

2.2.49 SHLL (shift logical left)		SHLL
Operation	Condition Code	
Rd (shifted logical left) \rightarrow Rd	I H N Z V C	
Assembly-Language Format	$ - - - \uparrow \uparrow 0 \uparrow$	
SHLL Rd	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.	
	Z: Set to 1 when the result is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Receives the previous value in bit 0.	
Description of the second seco		

This instruction shifts an 8-bit general register one bit to the left. The least significant bit is cleared to 0. The most significant bit shifts into the carry flag.

The operation is shown schematically below.



The SHLL instruction is identical to the SHAL instruction except for its effect on the overflow (V) flag.


Addressing mode	Mnem.	Operands		No. of			
	winem.		1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SHLL	Rd	1 0	0 rd			2



2.2.50 SHLR (shift logical rig	ht)	SHLR
Operation	Condition Code	
Rd (shifted logical right) \rightarrow Rd	I H N Z V C	
Assembly-Language Format		
SHLR Rd	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.	
	Z: Set to 1 when the result is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Receives the previous value in bit 0.	
Description		

This instruction shifts an 8-bit general register one bit to the right. The most significant bit is cleared to 0. The least significant bit shifts into the carry flag.

The operation is shown schematically below.



Addressing	Mnom	Operanda	Instruction code					No. of		
	mode	Mnem.	Operands	1st b	yte	2nd b	oyte	3rd byte	4th byte	states
	Register direct	SHLR	Rd	1	<mark> </mark> 1	0	rd			2

2.2.51 SLEEP (sleep)		SLEEP
Operation	Condition Code	
Program execution state \rightarrow power-down mode	I H N Z V C	
Assembly-Language Format	I: Previous value remains unchanged.	
SLEEP	H: Previous value remains unchanged.	
Operand Size	N: Previous value remains unchanged.	
—	Z: Previous value remains unchanged.	
	V: Previous value remains unchanged.	
	C: Previous value remains unchanged.	

When the SLEEP instruction is executed, the CPU enters a power-down mode. Its internal state remains unchanged, but the CPU stops executing instructions and waits for an exception-handling request (interrupt or reset). When it receives an exception-handling request, the CPU exits the power-down mode and begins the exception-handling sequence.

If the interrupt mask (I) bit is set to 1, the power-down mode can be released only by a nonmaskable interrupt (NMI) or reset.

For information about the power-down modes, see the applicable hardware manual.

Addressing mode Mnem.	Operando		No. of				
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
	SLEEP		0 1	8 0			2



STC (store from control register) 2.2.52

2.2.52 STC (store from control register)					
Operation	Condition Code				
$CCR \to Rd$	I H N Z V C				
Assembly-Language Format					
STC CCR, Rd	I: Previous value remains unchanged.				
Operand Size	H: Previous value remains unchanged.				
Byte	N: Previous value remains unchanged.				
	Z: Previous value remains unchanged.				
	V: Previous value remains unchanged.				
	C: Previous value remains unchanged.				

Description

This instruction copies the condition code register (CCR) to a specified general register. Bits 6 and 4 are copied as well as the flag bits.

Addressing mode	Mnem.	Operands		No. of			
	winem.		1st byte	2nd byte	3rd byte	4th byte	states
Register direct	STC	CCR, Rd	0 2	0 rd			2

2.2.53 (1) SUB (subtract binary) (byte)				
Operation	Condition Code			
$Rd-Rs\toRd$	I H N Z V C			
Assembly-Language Format	$- - \uparrow - \uparrow \uparrow \uparrow \uparrow \uparrow $			
SUB.B Rs, Rd	I: Previous value remains unchanged.			
Operand Size	H: Set to 1 when there is a borrow from bit 3;			
Byte	otherwise cleared to 0.			
	N: Set to 1 when the result is negative; otherwise cleared to 0.			
	Z: Set to 1 when the result is zero; otherwise cleared to 0.			
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.			
	C: Set to 1 when there is a borrow from bit 7; otherwise cleared to 0.			

This instruction subtracts an 8-bit source register from an 8-bit destination register and places the result in the destination register.

Only register direct addressing is supported. To subtract immediate data it is necessary to use the SUBX.B instruction, first setting the zero flag to 1 and clearing the carry flag to 0.

The following codings can also be used to subtract nonzero immediate data.

(1)	ORC	#H'05, CCR	(2)	ADD	#(0 – Imn	ı), Rd
	SUBX	#(Imm – 1), Rd		XORC	#H'01,	CCR

Addressing mode	Maam	Operands		No. of			
	Mnem.		1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SUB.B	Rs, Rd	1 8	rs rd			2



2.2.53 (2) SUB (subtract binary) (word)					
Operation	Condition Code				
$Rd - Rs \rightarrow Rd$	I H N Z V C				
Assembly-Language Format	$ + \uparrow + - + \uparrow $				
SUB.W Rs, Rd	I: Previous value remains unchanged.				
Operand Size	H: Set to 1 when there is a borrow from bit 11;				
Word	otherwise cleared to 0.				
	N: Set to 1 when the result is negative; otherwise cleared to 0.				
	Z: Set to 1 when the result is zero; otherwise cleared to 0.				
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.				
	C: Set to 1 when there is a borrow from bit 15; otherwise cleared to 0.				
Description					

This instruction subtracts a 16-bit source register from a 16-bit destination register and places the result in the destination register.

Addressing	Mnem.	Operands		No. of			
mode	winem.	Operations	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SUB.W	Rs, Rd	1 9	0 rs 0 rd			2

2.2.54 SUBS (subtract with sig	gn extension)	SUBS
Operation	Condition Code	
$Rd - 1 \rightarrow Rd$	I H N Z V C	
$Rd - 2 \rightarrow Rd$		
Assembly-Language Format	I: Previous value remains unchanged.	
SUBS #1, Rd	H: Previous value remains unchanged.	
SUBS #2, Rd	N: Previous value remains unchanged.	
Operand Size	Z: Previous value remains unchanged.	
Word	V: Previous value remains unchanged.	
	C: Previous value remains unchanged.	

This instruction subtracts the immediate value 1 or 2 from word data in a general register.

Unlike the SUB instruction, it does not affect the condition code flags.

The SUBS instruction does not permit byte operands.

Addressing mode	Mnem.	Operands		Instructi	on code		No. of
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SUBS	#1, Rd	1 B	0 0 rd			2
Register direct	SUBS	#2, Rd	1 B	8 0 rd			2



2.2.55 SUBX (subtract with extend carry)

tend carry)	SUBX										
Condition Code											
I H N Z V C											
I: Previous value remains unchanged.											
H: Set to 1 if there is a borrow from bit 3;											
otherwise cleared to 0.											
N: Set to 1 when the result is negative; otherwise cleared to 0.											
Z: Previous value remains unchanged when the re zero; otherwise cleared to 0.	sult is										
V: Set to 1 when an overflow occurs; otherwise cleared to 0.											
	Condition Code I H N Z V C I I I I I I I I: Previous value remains unchanged. H: Set to 1 if there is a borrow from bit 3; otherwise cleared to 0. N: Set to 1 when the result is negative; otherwise cleared to 0. Z: Previous value remains unchanged when the rezero; otherwise cleared to 0. V: Set to 1 when an overflow occurs;										

Description

This instruction subtracts the source operand and carry flag from the contents of an 8-bit general register and places the result in the general register.

Addressing	Mnem.	Operanda		Instruction code												
mode	winem.	Operands	1st b	yte	2nd byte	3rd byte	4th byte	states								
Immediate	SUBX	#xx:8, Rd	В	rd	ІММ			2								
Register direct	SUBX	Rs, Rd	1	E	rs rd			2								

2.2.56 XOR (exclusive OR logi	cal)	XOR
Operation	Condition Code	
$Rd \oplus (EAs) \mathop{\rightarrow} Rd$	I H N Z V C	
Assembly-Language Format		
XOR <eas>, Rd</eas>	I: Previous value remains unchanged.	
Operand Size	H: Previous value remains unchanged.	
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.	
	Z: Set to 1 when the result is zero; otherwise cleared to 0.	
	V: Cleared to 0.	
	C: Previous value remains unchanged.	

This instruction exclusive-ORs the source operand with the contents of an 8-bit general register and places the result in the general register.

Addressing mode	Mnem.	Operands		Instruction code												
	winem.	Operations	1st b	yte	2nd b	oyte	3rd byte	4th byte	states							
Immediate	XOR	#xx:8, Rd	D	rd	11	MM			2							
Register direct	XOR	Rs, Rd	1	5	rs	rd			2							



XORC (exclusive OR control register) 2.2.57

2.2.57 XORC (exclusive OR co	ntrol register)	XORC
Operation	Condition Code	
$CCR \oplus \texttt{\#IMM} \to CCR$	I H N Z V C	
Assembly-Language Format	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
XORC #xx:8, CCR	I: Exclusive-ORed with bit 7 of the immediate data	l.
Operand Size	H: Exclusive-ORed with bit 5 of the immediate data	l.
Byte	N: Exclusive-ORed with bit 3 of the immediate data	l.
	Z: Exclusive-ORed with bit 2 of the immediate data	l.
	V: Exclusive-ORed with bit 1 of the immediate data	l.
	C: Exclusive-ORed with bit 0 of the immediate data	l.

Description

This instruction exclusive-ORs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are exclusive-ORed as well as the flag bits.

No interrupt requests are accepted immediately after this instruction. All interrupts, including the nonmaskable interrupt (NMI), are deferred until after the next instruction.

Addressing mode	Mnem.	Operands			Instruction	on code		No. of
	Minem.	Operanus	1st b	yte	2nd byte	3rd byte	4th byte	states
Immediate	XORC	#xx:8, CCR	0	5	IMM			2


2.3 Operation Code Map

Table 2-1 shows the operation code map for instructions of the H8/300L CPU. Only the first byte (bits 15 to 8 of the first word) of the instruction code is indicated here.

Indicates that the most significant bit of the 2nd byte (bit 7 of 1st word of instruction code) is 0.

Indicates that the most significant bit of the 2nd byte (bit 7 of 1st word of instruction code) is 1.





Rev. 2.00 Dec 27, 2004 page 106 of 128 REJ09B0214-0200

Table 2-1 Operation Code Map

2.4 List of Instructions

Table 2-2 List of Instructions (1)

			Addressing Mode and Instruction Length (Bytes)							s)								
	e		#xx:8/16		@Rn	@(d:16, Rn)	@-Rn/@Rn+	aa:8/16	@(d:8, PC)	@aa	Implied	c	on	ditio	on (Cod	e	. of States *
Mnemonic	Size	Operation	×#	Rn	0	0	ø	0	0	0	١m	I	н	Ν	z	۷	С	° No
MOV.B #xx:8, Rd	В	#xx:8 → Rd8	2									—	—	\$	\$	0	—	2
MOV.B Rs, Rd	в	$Rs8 \rightarrow Rd8$		2								—	—	¢	¢	0	—	2
MOV.B @Rs, Rd	в	$@Rs16 \rightarrow Rd8 \\$			2							—	—	↕	\$	0	—	4
MOV.B @(d:16, Rs), Rd	в	@(d:16, Rs16) → Rd8				4						—	—	¢	\$	0	—	6
MOV.B @Rs+, Rd	В	$\begin{array}{l} @Rs16 \rightarrow Rd8 \\ Rs16+1 \rightarrow Rs16 \end{array}$					2					—	—	\$	\$	0	—	6
MOV.B @aa:8, Rd	в	@aa:8 → Rd8						2				—	—	\$	\updownarrow	0	_	4
MOV.B @aa:16, Rd	в	@aa:16 \rightarrow Rd8						4				—	—	\$	\updownarrow	0	—	6
MOV.B Rs, @Rd	в	$Rs8 \rightarrow @Rd16$			2							_	_	↕	€	0	—	4
MOV.B Rs, @(d:16, Rd)	В	$Rs8 \rightarrow @(d:16, Rd16)$				4						_	_	€	¢	0	_	6
MOV.B Rs, @-Rd	В	$Rd16-1 \rightarrow Rd16$ $Rs8 \rightarrow @Rd16$					2							¢	€	0	—	6
MOV.B Rs, @aa:8	В	$Rs8 \rightarrow @aa:8$						2				—	_	\Leftrightarrow	\Leftrightarrow	0	—	4
MOV.B Rs, @aa:16	в	$Rs8 \rightarrow @aa:16$						4				_	_	\$	↕	0	_	6
MOV.W #xx:16, Rd	w	$\#xx:16 \rightarrow Rd$	4									—	—	\$	\updownarrow	0	—	4
MOV.W Rs, Rd	W	$\text{Rs16} \rightarrow \text{Rd16}$		2									—	\updownarrow	\updownarrow	0	—	2
MOV.W @Rs, Rd	w	$@Rs16 \rightarrow Rd16$			2							—	—	¢	↕	0	—	4
MOV.W @(d:16, Rs), Rd	w	$@(\texttt{d:16}, \texttt{Rs16}) \rightarrow \texttt{Rd16}$				4						—	—	¢	\updownarrow	0	_	6
MOV.W @Rs+, Rd	w	@Rs16 → Rd16 Rs16+2 → Rs16					2							€	\Leftrightarrow	0	—	6
MOV.W @aa:16, Rd	w	@aa:16 \rightarrow Rd16						4				—	—	¢	\$	0	—	6
MOV.W Rs, @Rd	w	$Rs16 \to @Rd16$			2							—	—	\$	\updownarrow	0	—	4
MOV.W Rs, @(d:16, Rd)	W	$\text{Rs16} \rightarrow @(\text{d:16}, \text{Rd16})$				4						—	—	\$	\$	0	—	6
MOV.W Rs, @-Rd	W	$\begin{array}{l} Rd16-2 \rightarrow Rd16 \\ Rs16 \rightarrow @Rd16 \end{array}$					2					_	—	¢	\leftrightarrow	0	—	6
MOV.W Rs, @aa:16	w	$Rs16 \rightarrow @aa:16$						4				_	—	\$	\$	0	_	6
POP Rd	w	$\begin{array}{l} @ SP \to Rd16 \\ SP+2 \to SP \end{array}$					2					_	_	¢	\leftrightarrow	0	—	6
PUSH Rs	W	$\begin{array}{l} SP-2 \to SP \\ Rs16 \to @ SP \end{array}$					2					—	—	\$	¢	0	—	6



Table 2-2 List of Instructions (2)

			Addressing Mode and Instruction Length (Bytes)							s)								
	ze		#xx:8/16 Rn @Rn @/d-16_Dn)			@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	@(d:8, PC)	@ aa	Implied	c	Con	diti	on (Coc	le	. of States *
Mnemonic	Size	Operation		Rn	0	0	8	0	0	0	<u></u>	I	Η	Ν	Z	V	С	° N
ADD.B #xx:8, Rd	В	$Rd8+#xx:8 \rightarrow Rd8$	2									—	\$	\$	\$	\$	\$	2
ADD.B Rs, Rd	В	$Rd8+Rs8 \rightarrow Rd8$		2								—	\$	\$	\$	€	\$	2
ADD.W Rs, Rd	W	$Rd16+Rs16 \rightarrow Rd16$		2								—	(1)	↕	\$	¢	\$	2
ADDX.B #xx:8, Rd	В	$Rd8\text{+}\#xx:8\text{+}C\toRd8$	2									_	\$	\$	(2)	\$	\$	2
ADDX.B Rs, Rd	В	$Rd8\text{+}Rs8\text{+}C\toRd8$		2								_	\$	\$	(2)	¢	\$	2
ADDS.W #1, Rd	W	$Rd16+1 \rightarrow Rd16$		2								_	-	_	-			2
ADDS.W #2, Rd	W	$Rd16+2 \rightarrow Rd16$		2								—	—	_	—		_	2
INC.B Rd	В	$Rd8+1 \rightarrow Rd8$		2								—	—	¢	\$	\$	_	2
DAA.B Rd	В	Rd8 decimal-adjust \rightarrow Rd8		2								—	*	\$	¢	*	(3)	2
SUB.B Rs, Rd	В	$Rd8-Rs8 \rightarrow Rd8$		2								—	€	↕	¢	¢	\$	2
SUB.W Rs, Rd	w	$Rd16\text{-}Rs16 \rightarrow Rd16$		2								—	(1)	↕	¢	¢	\$	2
SUBX.B #xx:8, Rd	в	$Rd8\text{-}\#xx:8\text{-}C\toRd8$	2									—	\$	¢	(2)	¢	\$	2
SUBX.B Rs, Rd	в	$Rd8\text{-}Rs8\text{-}C\toRd8$		2									\$	↕	(2)	¢	\updownarrow	2
SUBS.W #1, Rd	W	$Rd16-1 \rightarrow Rd16$		2								—	—		_	—	—	2
SUBS.W #2, Rd	w	$Rd16-2 \rightarrow Rd16$		2								—	—	—	—		_	2
DEC.B Rd	в	$Rd8-1 \rightarrow Rd8$		2								—	—	↕	\$	¢	—	2
DAS.B Rd	В	Rd8 decimal-adjust \rightarrow Rd8		2								_	*	↕	\$	*	_	2
NEG.B Rd	В	$0-Rd \rightarrow Rd$		2								—	\$	↕	\$	\$	\$	2
CMP.B #xx:8, Rd	в	Rd8–#xx:8		2								—	\$	\$	\$	\$	\$	2
CMP.B Rs, Rd	в	Rd8–Rs8		2								—	\$	\$	\$	¢	\$	2
CMP.W Rs, Rd	W	Rd16–Rs16		2								_	(1)	↕	¢	¢	\$	2
MULXU.B Rs, Rd	в	$Rd8 \times Rs8 \rightarrow Rd16$		2								—	—	—	—	-	—	14
DIVXU.B Rs, Rd	В	Rd16÷Rs8 → Rd16 (RdH: remainder, RdL: quotient)		2										(5)	(6)			14
AND.B #xx:8, Rd	В	$Rd8 \land \#xx:8 \rightarrow Rd8$	2									—	_	\$	\$	0	_	2
AND.B Rs, Rd	в	$Rd8 \land Rs8 \rightarrow Rd8$		2								_	—	\$	¢	0	_	2
OR.B #xx:8, Rd	в	$Rd8 \lor \#xx:8 \rightarrow Rd8$	2									—	_	\$	\$	0	_	2
OR.B Rs, Rd	в	$Rd8 \lor Rs8 \rightarrow Rd8$		2								—	_	€	¢	0	_	2
XOR.B #xx:8, Rd	в	Rd8⊕#xx:8 → Rd8	2									—	—	\$	\$	0	_	2
XOR.B Rs, Rd	в	$Rd8 \oplus Rs8 \rightarrow Rd8$		2								—	—	\$	\$	0	_	2
NOT.B Rd	в	$\overline{Rd} \to Rd$		2								—	—	\updownarrow	¢	0	_	2

Rev. 2.00 Dec 27, 2004 page 108 of 128 REJ09B0214-0200



Table 2-2 List of Instructions (3)

			In	Addressing Mode and Instruction Length (Bytes)														
	9		#xx:8/16		tn	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	@(d:8, PC)	@ @ aa	Implied	c	on	diti	on (Cod	e	No. of States *
Mnemonic	Size	Operation	¢#	Rn	@Rn	8	8	@ a	0	0	<u></u>	I	н	Ν	z	۷	С	Ŷ
SHAL.B Rd	В			2								_		\$	\leftrightarrow	\Leftrightarrow	\$	2
SHAR.B Rd	в			2								_	_	\$	↔	0	\$	2
SHLL.B Rd	В	C+ + b ₇ b ₀		2										\$	\leftrightarrow	0	€	2
SHLR.B Rd	В	$0 \rightarrow \boxed[b_7 \ b_0] b_0$		2										0	\leftrightarrow	0	\$	2
ROTXL.B Rd	В			2										\$	\leftrightarrow	0	\$	2
ROTXR.B Rd	В	▶		2										\$	\Leftrightarrow	0	\$	2
ROTL.B Rd	В	C b ₇ b ₀		2										\$	\leftrightarrow	0	\$	2
ROTR.B Rd	В	▶		2										€	\leftrightarrow	0	¢	2
BSET #xx:3, Rd	в	(#xx:3 of Rd8) ← 1		2								_	_	_		_	—	2
BSET #xx:3, @Rd	в	(#xx:3 of @Rd16) ← 1			4							_	_				—	8
BSET #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 1						4				_	_	_	—	—		8
BSET Rn, Rd	В	(Rn8 of Rd8) ← 1		2								_	_	_	_	_		2
BSET Rn, @Rd	В	(Rn8 of @Rd16) ← 1			4							_	_	_	—	—		8
BSET Rn, @aa:8	В	(Rn8 of @aa:8) ← 1						4				—	—	—	—	—	—	8



Table 2-2List of Instructions (4)

							ng I Ler											
	Size		#xx:8/16		Rn	@(d:16, Rn)	@-Rn/@Rn+	aa:8/16	@(d:8, PC)	@ aa	Implied	c	Con			Cod	le	o. of States *
Mnemonic	ŝ	Operation	¥	Rn	0	0	0	0	0	0	E	I	н	Ν	Z	۷	С	°,
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0		2								—	_	—	—	_	—	2
BCLR #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 0			4							—	-	—	_	_	—	8
BCLR #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 0						4				—	_	_	_	_	—	8
BCLR Rn, Rd	В	(Rn8 of Rd8) ← 0		2								—	_	_	_	_	—	2
BCLR Rn, @Rd	В	(Rn8 of @Rd16) ← 0			4							—	_	_	_	_	_	8
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) ← 0						4				—	—	—	_	—	—	8
BNOT #xx:3, Rd	В	(#xx:3 of Rd8) ← (#xx:3 of Rd8)		2									-	-	-	—		2
BNOT #xx:3, @Rd	В	(#xx:3 of @Rd16) ← (#xx:3 of @Rd16)			4								_		_	—		8
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← (#xx:3 of @aa:8)						4				_	—	—	—	—		8
BNOT Rn, Rd	В	(<u>Rn8 of Rd8</u>) ← (Rn8 of Rd8)		2									—	—	—	_		2
BNOT Rn, @Rd	В	(Rn8 of @Rd16) ← (Rn8 of @Rd16)			4								—	—	—			8
BNOT Rn, @aa:8	В	(<u>Rn8 of @aa:8</u>) ← (Rn8 of @aa:8)						4					—	—	_			8
BTST #xx:3, Rd	В	$(\overline{\#xx:3 \text{ of } Rd8}) \rightarrow Z$		2								_	—	—	\$	_		2
BTST #xx:3, @Rd	В	$(\overline{\#xx:3 \text{ of } @Rd16}) \rightarrow Z$			4							—	_	—	€	_		6
BTST #xx:3, @aa:8	В	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow Z$						4				_	_	—	¢	_		6
BTST Rn, Rd	В	$(\overline{\text{Rn8 of Rd8}}) \rightarrow \text{Z}$		2								—	—	_	↕	_	_	2
BTST Rn, @Rd	В	$(\overline{Rn8 \text{ of } @Rd16}) \rightarrow Z$			4							_	—	—	\$	_		6
BTST Rn, @aa:8	В	$(\overline{Rn8 \text{ of } @aa:8}) \rightarrow Z$						4				_	_	—	\$	_		6
BLD #xx:3, Rd	В	(#xx:3 of Rd8) \rightarrow C		2								—	—	—	—	_	\$	2
BLD #xx:3, @Rd	В	(#xx:3 of @Rd16) \rightarrow C			4							—	_	_	_	_	\$	6
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) \rightarrow C						4				—	_	_	_	_	\$	6
BILD #xx:3, Rd	В	$(\overline{\#xx:3 \text{ of } Rd8}) \rightarrow C$		2								—	—	—	—	_	\$	2
BILD #xx:3, @Rd	В	$(\overline{\#xx:3 \text{ of } @Rd16}) \rightarrow C$			4							_	_	—	—	_	\$	6
BILD #xx:3, @aa:8	в	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow C$						4						_	_		\$	6
BST #xx:3, Rd	В	$C \rightarrow$ (#xx:3 of Rd8)		2									_	_	_			2
BST #xx:3, @Rd	В	$C \rightarrow (\#xx:3 \text{ of } @Rd16)$			4							_	_	—	—	_		8
BST #xx:3, @aa:8	В	$C \rightarrow$ (#xx:3 of @aa:8)						4				—	_	—	_		_	8

Rev. 2.00 Dec 27, 2004 page 110 of 128 REJ09B0214-0200

Table 2-2List of Instructions (5)

			Ir		Addressing Mode and Instruction Length (Bytes)					s)									
	se		Branching	#xx:8/16		۲u	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	@(d:8, PC)	@aa	Implied	С	on	ditie	on (Cod	e	of States *
Mnemonic	Size	Operation	Condition	tx#	Rn	@Rn	0	8	0	0	0	<u></u>	I	Н	Ν	Z	۷	С	No.
BIST #xx:3, Rd	В	$\overline{C} \rightarrow (\#xx:3)$	of Rd8)		2								—	—	—	—	—	—	2
BIST #xx:3, @Rd	В	$\overline{C} \rightarrow (\#xx:3)$	of @Rd16)			4							—	—	—	—	_	—	8
BIST #xx:3, @aa:8	В	$\overline{C} \rightarrow (\#xx:3)$	of @aa:8)						4				—	_	_	—	—		8
BAND #xx:3, Rd	В	C∧(#xx:3 of	$Rd8) \rightarrow C$		2								_	_	_	—	_	\$	2
BAND #xx:3, @Rd	В	C∧(#xx:3 of	$@Rd16) \rightarrow C$			4							—	—	—	—	—	↕	6
BAND #xx:3, @aa:8	В	C∧(#xx:3 of	@aa:8) \rightarrow C						4				—		—	—	—	\$	6
BIAND #xx:3, Rd	В	C∧(#xx:3 of	$Rd8) \rightarrow C$		2								—	_	_	—	_	\$	2
BIAND #xx:3, @Rd	В	C∧(#xx:3 of	$@Rd16) \rightarrow C$			4							—	_	_	—	—	\$	6
BIAND #xx:3, @aa:8	В	C∧(#xx:3 of	@aa:8) \rightarrow C						4				—	—	—	—	—	\$	6
BOR #xx:3, Rd	В	C∨(#xx:3 of	Rd8) \rightarrow C		2								—	_	_	—	_	\$	2
BOR #xx:3, @Rd	В	C∨(#xx:3 of	$@Rd16) \rightarrow C$			4									—		—	\$	6
BOR #xx:3, @aa:8	В	C∨(#xx:3 of	@aa:8) \rightarrow C						4				—	_	—	_	—	\Rightarrow	6
BIOR #xx:3, Rd	В	C∨(#xx:3 of	$Rd8) \rightarrow C$		2								—	_	—	_	—	\$	2
BIOR #xx:3, @Rd	В	C∨(#xx:3 of	$@Rd16) \rightarrow C$			4							Ι		_	_	_	\leftrightarrow	6
BIOR #xx:3, @aa:8	В	C∨(#xx:3 of	@aa:8) → C						4				I		—	_	_	\leftrightarrow	6
BXOR #xx:3, Rd	В	C⊕(#xx:3 of	Rd8) \rightarrow C		2								_	_	—	_	—	\Rightarrow	2
BXOR #xx:3, @Rd	В	C⊕(#xx:3 of	@Rd16) \rightarrow C			4									_	_	—	\leftrightarrow	6
BXOR #xx:3, @aa:8	В	C⊕(#xx:3 of	@aa:8) \rightarrow C						4				—		—		—	\updownarrow	6
BIXOR #xx:3, Rd	В	C⊕(#xx:3 of	Rd8) \rightarrow C		2										_	_	_	\updownarrow	2
BIXOR #xx:3, @Rd	В	C⊕(#xx:3 of	$@Rd16) \rightarrow C$			4							_	_	—	_	—	\Rightarrow	6
BIXOR #xx:3, @aa:8	В	C⊕(#xx:3 of	@aa:8) \rightarrow C						4						_	_	—	\leftrightarrow	6
BRA d:8 (BT d:8)	—	$PC \gets PC\text{+}d$:82							2			—		—		—	—	4
BRN d:8 (BF d:8)		$PC \gets PC\text{+}2$								2					—	_	_		4
BHI d:8	_	if condition	C∨Z = 0							2			Ι		_	_	_		4
BLS d:8	_	is true then $PC \leftarrow$	C∨Z = 1							2			_	_	_	_	_	_	4
BCC d:8 (BHS d:8)	_	PC+d:8	C = 0							2			_	_	_	_	_	_	4
BCS d:8 (BLO d:8)	_	else next;	C = 1							2			Ι		_	_	_		4
BNE d:8	_		Z = 0							2			_	_	—	—	_	_	4
BEQ d:8	_		Z = 1							2			_		_	_	_		4
BVC d:8	_		V = 0							2			_		_	_			4
BVS d:8			V = 1							2			_		_		_		4



Table 2-2List of Instructions (6)

			1		Addressing Mode and Instruction Length (Bytes)						s)								
	е		Branching	#xx:8/16		kn	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	@(d:8, PC)	@aa	Implied	C	on	ditio	on (Cod	le	. of States *
Mnemonic	Size	Operation	Condition	CX#	Rn	@Rn	0	0	@a	0	0	lm	I	Н	Ν	z	v	С	Ś
BPL d:8	_	if condition	N = 0							2			—	_	—	_	_	_	4
BMI d:8	_	is true then $PC \leftarrow$	N = 1							2			_	—	—	_	_	_	4
BGE d:8	_	PC+d:8	N⊕V = 0							2			—		—	—	—	—	4
BLT d:8		else next;	N⊕V = 1							2			_	-	_	_	—		4
BGT d:8			Z∨(N⊕V) = 0							2			_		_	_	—	_	4
BLE d:8	_		Z∨(N⊕V) = 1							2			_	_	_	_	_	_	4
JMP @Rn		$PC \leftarrow Rn16$				2							_	_	_	_	—	_	4
JMP @aa:16	_	PC ← aa:16							4				_	_	_	_	—	_	6
JMP @@aa:8	_	PC ← @aa:	8								2		_	_	_	_	—	_	8
BSR d:8		$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC \leftarrow PC+d	:8							2				_	_	_	_	-	6
JSR @Rn	_	$SP-2 \rightarrow SP$ $PC \rightarrow @SP$ $PC \leftarrow Rn16$				2							_		_	_	_	-	6
JSR @aa:16	_	$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC \leftarrow aa:16							4				_		_	—	_		8
JSR @@aa:8		$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC $\leftarrow @aa:$	8								2					_			8
RTS		$PC \leftarrow @SP$ $SP+2 \rightarrow SP$										2	_		_	—	—	—	8
RTE		$\begin{array}{l} CCR \leftarrow @S \\ SP+2 \rightarrow SP \\ PC \leftarrow @SP \\ SP+2 \rightarrow SP \end{array}$	Ρ									2	\leftrightarrow	↔	\leftrightarrow	€	€	\leftrightarrow	10
SLEEP	_	Transit to sle	ep mode.									2		_		_	—	—	2
LDC #xx:8, CCR	В	$\#xx:8 \rightarrow CC$	R	2									€	\$	↕	¢	\$	€	2
LDC Rs, CCR	В	$Rs8 \rightarrow CCR$			2								¢	↕	↕	\$	\$	€	2
STC CCR, Rd	в	$CCR \rightarrow Rd8$			2											_	_	_	2
ANDC #xx:8, CCR	В	CCR^#xx:8	\rightarrow CCR	2									€	\Rightarrow	↕	¢	\$	¢	2
ORC #xx:8, CCR	в	CCR∨#xx:8	\rightarrow CCR	2									\$	↕	↕	\$	\$	¢	2

Table 2-2List of Instructions (7)

		Addressing Mode and Instruction Length (Bytes)																
	e		#xx:8/16		tn	@(d:16, Rn)	@-Rn/@Rn+	@ aa:8/16	@(d:8, PC)	@ @ aa	Implied	c	on	diti	on (Cod	e	. of States *
Mnemonic	Size	Operation	X#	Rn	@Rn	8	8	@a	0	0	<u>m</u>	I	н	Ν	z	v	С	۶
XORC #xx:8, CCR	В	$CCR \oplus \#xx: 8 \rightarrow CCR$	2									\$	\$	\$	\$	\$	\$	2
NOP	_	$PC \leftarrow PC+2$									2	_	_	_	—	_	_	2
EEPMOV		if $R4L \neq 0$ Repeat @R5 \rightarrow @R6 R5+1 \rightarrow R5 R6+1 \rightarrow R6 R4L-1 \rightarrow R4L Until R4L = 0 else next;									4							(4)

Notes: * The number of execution states indicated here assumes that the operation code and operand data are in on-chip memory. For other cases, refer to section 2.5, Number of Execution States.

(1) Set to 1 when there is a carry or borrow at bit 11; otherwise cleared to 0.

(2) When the result is 0, the previous value remains unchanged; otherwise cleared to 0.

(3) Set to 1 when there is a carry in the adjusted result; otherwise the previous value remains unchanged.

(4) The number of execution states is 4n + 9, with n being the value set in R4L.

(5) Set to 1 when the divisor is negative; otherwise cleared to 0.

(6) Set to 1 when the divisor is 0; otherwise cleared to 0.



2.5 Number of Execution States

The tables here can be used to calculate the number of states required for instruction execution.

Table 2-3 indicates the number of states required for each cycle (instruction fetch, branch address read, stack operation, byte data access, word data access, internal operation).

Table 2-4 indicates the number of cycles of each type occurring in each instruction. The total number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states = $I \times S^{I} + J \times S^{J} + K \times S^{K} + L \times S^{L} + M \times S^{M} + N \times S^{N}$

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

1. BSET #0, @FF00

From table 2-4: I = L = 2, J = K = M = N = 0From table 2-3: S I = 2, S L = 2

Number of states required for execution = $2 \times 2 + 2 \times 2 = 8$

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.

2. JSR @@ 30 From table 2-4: I = 2, J = K = 1, L = M = N = 0 From table 2-3: S I = S J = S K = 2 Number of states required for execution = 2 × 2 + 1 × 2 + 1 × 2 = 8

Renesas

Execution Status (instruction cycle)		On-Chip Memory	Access Location On-Chip Peripheral Module
Instruction fetch	SI		
Branch address read	SJ		
Stack operation	Sĸ	2	
Byte data access	S∟		2 or 3*
Word data access	S™		
Internal operation	SN		1

Table 2-3 Number of States Taken by Each Cycle in Instruction Execution

* Depends on which on-chip module is accessed. See the applicable hardware manual for details.



Table 2-4 Number of Cycles in Each Instruction

		Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W Rs, Rd	1					
ADDS	ADDS.W #1/2, Rd	1					
ADDX	ADDX.B #xx:8, Rd	1					
	ADDX.B Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @Rd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					

		Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	к	L	М	N
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @Rd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @Rd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @Rd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @Rd	2			1		
	BILD #xx:3, @aa:8	2			1		
BIOR	BIOR #xx:3, Rd	1					
	BIOR #xx:3, @Rd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @Rd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @Rd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @Rd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @Rd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @Rd	2			2		
	BNOT Rn, @aa:8	2			2		

Instruction Mnemonic I J K L M N BOR BOR #xx:3, QRd 1			Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
BOR #xx:3, @Rd 2 1 BOR #xx:3, @aa:8 2 1 BSET BSET #xx:3, Rd 1 BSET BSET #xx:3, @Rd 2 2 BSET Rn, Rd 1 1 BSET Rn, @Rd 2 2 BSR BSR d:8 2 1 BST BST #xx:3, @Rd 1 1 BST BST #xx:3, @Rd 2 2 BST BST #xx:3, @Rd 2 2 BTST BTST #xx:3, @Rd 2 2 BTST BTST #xx:3, @Rd 2 1 BTST BTST #xx:3, @Rd 2 1 BTST Rn, Rd 1 1 1 BTST Rn, @Rd 2 1 1 BTST Rn, @aa:8 2	Instruction	Mnemonic	I	J	к	L	М	Ν
BOR #xx:3, @aa:8 2 1 BSET BSET #xx:3, Rd 1 BSET BSET #xx:3, @Rd 2 2 BSET #xx:3, @aa:8 2 2 BSET #xx:3, @aa:8 2 2 BSET Rn, Rd 1 1 BSET Rn, @Rd 2 2 BSET Rn, @Rd 2 2 BST BSR d:8 2 1 BST BST #xx:3, Rd 1 1 BST BST #xx:3, @Rd 2 2 BST BST #xx:3, @Rd 2 2 BST BTST #xx:3, @Rd 2 2 BTST BTST #xx:3, @Rd 2 1 BTST BTST #xx:3, @Rd 2 1 BTST #xx:3, @Rd 2 1 1 BTST Rn, Rd 1 1 1 BTST Rn, @Rd 2 1 1 BTST Rn, @aa:8 2 1 1 BTST Rn, @aa:8 2 1 1	BOR	BOR #xx:3, Rd	1					
BSET BSET #xx:3, @Rd 1 BSET #xx:3, @Rd 2 2 BSET #xx:3, @aa:8 2 2 BSET Rn, Rd 1 1 BSET Rn, @Rd 2 2 BSET Rn, @Rd 2 2 BSET Rn, @Rd 2 2 BST BSR d:8 2 1 BST BST #xx:3, Rd 1 1 BST BST #xx:3, @Rd 2 2 BST BST #xx:3, @Rd 2 2 BST BTST #xx:3, @Rd 2 2 BTST BTST #xx:3, @Rd 1 1 BTST #ST #xx:3, @Rd 2 1 1 BTST #xx:3, @aa:8 2 1 1 BTST Rn, Rd 1 1 1 BTST Rn, @Rd 2 1 1 BTST Rn, @Rd 2 1 1 BTST Rn, @Rai:8 2 1 1 BXOR BXOR #xx:3, @Rd 1 1 <td></td> <td>BOR #xx:3, @Rd</td> <td>2</td> <td></td> <td></td> <td>1</td> <td></td> <td></td>		BOR #xx:3, @Rd	2			1		
BSET #xx:3, @Rd 2 2 BSET #xx:3, @aa:8 2 2 BSET Rn, Rd 1		BOR #xx:3, @aa:8	2			1		
BSET #xx:3, @aa:8 2 2 BSET Rn, Rd 1 BSET Rn, @Rd 2 2 BSET Rn, @aa:8 2 2 BSR BSR d:8 2 1 BST BST #xx:3, Rd 1 1 BST BST #xx:3, @Rd 2 2 BST BST #xx:3, @Rd 2 2 BTST BTST #xx:3, @Rd 2 2 BTST BTST #xx:3, @Rd 1 1 BTST BTST #xx:3, @Rd 2 1 BTST BTST #xx:3, @Rd 1 1 BTST Rn, Rd 1 1 1 BTST Rn, QRd 2 1 1 BTST Rn, @Rd 2 1 1 BTST Rn, @Rd 2 1 1 BXOR BXOR #xx:3, Rd 1 1 BXOR BXOR #xx:3, @Rd 2 1	BSET	BSET #xx:3, Rd	1					
BSET Rn, Rd 1 BSET Rn, @Rd 2 BSET Rn, @aa:8 2 BSR BSR d:8 BST BST #xx:3, Rd BST BST #xx:3, @Rd BST BST #xx:3, @Rd BST BST #xx:3, @Rd BST BST #xx:3, @Rd BTST BTST #xx:3, @Rd BTST BTST #xx:3, @Rd BTST BTST #xx:3, @Rd BTST Rn, Rd 1 BTST Rn, @Rd 2 BTST Rn, @aa:8 2 BTST Rn, @Rd 1 BTST Rn, @Rd 2 BTST Rn, @aa:8 2 BTST Rn, @aa:8 2 BTST Rn, @Rd 2 BTST Rn, @aa:8 1 BTST Rn, @aa:8 1 BTST Rn, @aa:8 1 <td></td> <td>BSET #xx:3, @Rd</td> <td>2</td> <td></td> <td></td> <td>2</td> <td></td> <td></td>		BSET #xx:3, @Rd	2			2		
BSET Rn, @Rd 2 2 BSET Rn, @aa:8 2 2 BSR BSR d:8 2 1 BST BST #xx:3, Rd 1		BSET #xx:3, @aa:8	2			2		
BSET Rn, @aa:8 2 2 BSR BSR d:8 2 1 BST BST #xx:3, Rd 1 2 BST BST #xx:3, @Rd 2 2 BST #xx:3, @aa:8 2 2 BTST BTST #xx:3, @Rd 1 BTST #Xx:3, @Rd 2 1 BTST #Xx:3, @Rd 2 1 BTST BTST #xx:3, @Rd 2 1 BTST #xx:3, @Rd 2 1 BTST #xx:3, @aa:8 2 1 BTST Rn, Rd 1 1 BTST Rn, @Rd 2 1 BTST Rn, @aa:8 2 1 BTST Rn, @aa:8 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1		BSET Rn, Rd	1					
BSR BSR d:8 2 1 BST BST #xx:3, Rd 1 BST BST #xx:3, @Rd 2 2 BST #xx:3, @Rd 2 2 BTST BTST #xx:3, Rd 1 BTST BTST #xx:3, Rd 1 BTST BTST #xx:3, @Rd 2 BTST BTST #xx:3, @Rd 2 BTST BTST Rn, Rd 1 BTST Rn, QRd 2 1 BTST Rn, @Rd 2 1 BTST Rn, QRd 2 1 BTST Rn, QRd 2 1 BTST Rn, Qaa:8 2 1 BTST Rn, Qaa:8 2 1 BTST Rn, Qaa:8 2 1 BXOR BXOR #xx:3, QRd 1		BSET Rn, @Rd	2			2		
BST BST #xx:3, Rd 1 BST #xx:3, @Rd 2 2 BST #xx:3, @aa:8 2 2 BTST BTST #xx:3, Rd 1 BTST BTST #xx:3, @Rd 2 BTST BTST #xx:3, @Rd 2 BTST BTST #xx:3, @Rd 2 BTST Rn, Rd 1 BTST Rn, @Rd 2 BTST Rn, @aa:8 2 BTST Rn, @Rd 1 BTST Rn, @Rd 2 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1		BSET Rn, @aa:8	2			2		
BST #xx:3, @Rd 2 2 BST #xx:3, @aa:8 2 2 BTST BTST #xx:3, Rd 1 BTST #xx:3, @Rd 2 1 BTST #xx:3, @Rd 2 1 BTST #xx:3, @Rd 2 1 BTST #xx:3, @aa:8 2 1 BTST Rn, Rd 1 1 BTST Rn, @Rd 2 1 BTST Rn, @aa:8 2 1 BTST Rn, @Rd 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1	BSR	BSR d:8	2		1			
BST #xx:3, @aa:8 2 2 BTST BTST #xx:3, Rd 1 BTST #xx:3, @Rd 2 1 BTST #xx:3, @Rd 2 1 BTST #xx:3, @aa:8 2 1 BTST Rn, Rd 1 1 BTST Rn, @Rd 2 1 BTST Rn, @Rd 2 1 BTST Rn, @aa:8 2 1 BTST Rn, @Rd 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1	BST	BST #xx:3, Rd	1					
BTST BTST #xx:3, Rd 1 BTST #xx:3, @Rd 2 1 BTST #xx:3, @aa:8 2 1 BTST #xx:3, @aa:8 2 1 BTST Rn, Rd 1 1 BTST Rn, @Rd 2 1 BTST Rn, @aa:8 2 1 BTST Rn, @aa:8 2 1 BTST Rn, @aa:8 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1		BST #xx:3, @Rd	2			2		
BTST #xx:3, @Rd 2 1 BTST #xx:3, @aa:8 2 1 BTST Rn, Rd 1 1 BTST Rn, @Rd 2 1 BTST Rn, @Rd 2 1 BTST Rn, @aa:8 2 1 BTST Rn, @aa:8 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1		BST #xx:3, @aa:8	2			2		
BTST #xx:3, @aa:8 2 1 BTST Rn, Rd 1 BTST Rn, @Rd 2 BTST Rn, @aa:8 2 BTST Rn, @aa:8 2 BXOR BXOR #xx:3, Rd BXOR #xx:3, @Rd 2 1 1	BTST	BTST #xx:3, Rd	1					
BTST Rn, Rd 1 BTST Rn, @Rd 2 1 BTST Rn, @aa:8 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1		BTST #xx:3, @Rd	2			1		
BTST Rn, @Rd 2 1 BTST Rn, @aa:8 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1		BTST #xx:3, @aa:8	2			1		
BTST Rn, @aa:8 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1		BTST Rn, Rd	1					
BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @Rd 2 1		BTST Rn, @Rd	2			1		
BXOR #xx:3, @Rd 2 1		BTST Rn, @aa:8	2			1		
	BXOR	BXOR #xx:3, Rd	1					
		BXOR #xx:3, @Rd	2			1		
		BXOR #xx:3, @aa:8	2			1		
CMP CMP. B #xx:8, Rd 1	CMP	CMP. B #xx:8, Rd	1					
CMP. B Rs, Rd 1		CMP. B Rs, Rd	1					
CMP.W Rs, Rd 1		CMP.W Rs, Rd	1					
DAA DAA.B Rd 1	DAA	DAA.B Rd	1					
DAS DAS.B Rd 1	DAS	DAS.B Rd	1					
DEC DEC.B Rd 1	DEC	DEC.B Rd	1					
DIVXU DIVXU.B Rs, Rd 1 12	DIVXU	DIVXU.B Rs, Rd	1					12
EEPMOV EEPMOV 2 2n + 2* 1	EEPMOV	EEPMOV	2			2n + 2*		1
INC INC.B Rd 1	INC	INC.B Rd	1					

Section 2 Instruction Set

		Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	к	L	М	N
JMP	JMP @Rn	2					
	JMP @aa:16	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @Rn	2		1			
	JSR @aa:16	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @Rs, Rd	1			1		
	MOV.B @(d:16, Rs), Rd	2			1		
	MOV.B @Rs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B Rs, @Rd	1			1		
	MOV.B Rs, @(d:16, Rd)	2			1		
	MOV.B Rs, @-Rd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @Rs, Rd	1				1	
	MOV.W @(d:16, Rs), Rd	2				1	
	MOV.W @Rs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W Rs, @Rd	1				1	
	MOV.W Rs, @(d:16, Rd)	2				1	
	MOV.W Rs, @-Rd	1				1	2
	MOV.W Rs, @aa:16	2				1	
MULXU	MULXU.B Rs, Rd	1					12

		Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	к	L	М	Ν
NEG	NEG.B Rd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
ORC	ORC #xx:8, CCR	1					
POP	POP Rd	1		1			2
PUSH	PUSH Rs	1		1			2
ROTL	ROTL.B Rd	1					
ROTR	ROTR.B Rd	1					
ROTXL	ROTXL.B Rd	1					
ROTXR	ROTXR.B Rd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHLL	SHLL.B Rd	1					
SHAL	SHAL.B Rd	1					
SHAR	SHAR.B Rd	1					
SHLR	SHLR.B Rd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
SUB	SUB.B Rs, Rd	1					
	SUB.W Rs, Rd	1					
SUBS	SUBS.W #1/2, Rd	1					
SUBX	SUBX.B #xx:8, Rd	1					
	SUBX.B Rs, Rd	1					
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
XORC	XORC #xx:8, CCR	1					

* n: Initial value in R4L. The source and destination operands are accessed n + 1 times each.

Section 3 CPU Operation States

There are three CPU operation states, namely, program execution state, power-down state, and exception-handling state. In power-down state there are sleep mode, standby mode, and watch mode. These operation states are shown in figure 3-1. Figure 3-2 shows the state transitions.

For further details please refer to the applicable hardware manual.

State	Program execution state Active mode The CPU executes successive program instructions, synchronized by the system clock.
	The CPU executes successive program instructions in low- speed operations, synchronized by the subclock.
-	Power-down state Sleep mode
	A state in which some or all of the chip functions are stopped to conserve power.
	Watch mode
	Exception-handling state
	A transient state in which the CPU changes the processing flow due to a reset or an interrupt.

Figure 3-1 CPU Operation States






Figure 3-2 State Transitions

3.1 **Program Execution State**

In program execution state the CPU executes program instructions in sequence.

3.2 Exception Handling States

Exception-handling states are transient states occurring when exception handling is raised by a reset or interrupt, and the CPU changes its normal processing flow, branching to a start address acquired from a vector table. In exception handling caused by an interrupt, PC and CCR values are saved to the stack, with reference made to a stack pointer (R7).

3.2.1 Types and Priorities of Exception Handling

Exception handling includes processing of reset exceptions and of interrupts. Table 3-1 summarizes the factors causing each kind of exception, and their priorities. Reset exception handling has the highest priority.



Priority	Exception source	Detection timing	Timing for start of exception handling
High A Low	Reset	Clock-synchronous	Reset exception handling starts as soon as RES pin changes from low to high.
	Interrupt	End of instruction*	When an interrupt request is made, execution* interrupt exception handling starts after execution of the present instruction is completed.

Table 3-1 Types of Exception Handling and Priorities

Note: * Interrupt detection is not made upon completion of ANDC, ORC, XORC, and LDC instruction execution, nor upon completion of reset exception handling.

3.2.2 Exception Sources and Vector Table

The factors causing exception handling can be classified as in figure 3-3

For details of exception handling, the vector numbers of each source, and the vector addresses, see the applicable hardware manual.




Figure 3-3 Classification of Exception Sources

3.2.3 Outline of Exception Handling Operation

A reset has the highest priority of all exception handling. After the $\overline{\text{RES}}$ pin goes to low level putting the CPU in reset state, the $\overline{\text{RES}}$ pin is then put at high level, and reset exception handling is started at the point when the reset conditions are met. For details on reset conditions refer to the applicable hardware manual. When reset exception handling is started, the CPU gets a start address from the exception handling vector table, and starts executing the exception handling routine from that address. During execution of this routine and immediately after, all interrupts including NMI are masked.

When interrupt exception handling is started, the CPU refers to the stack pointer (R7) and pushes the PC and CCR contents to the stack. The CCR I bit is then set to 1, a start address is acquired from the exception handling vector table, and the interrupt exception handling routine is executed from this address. The stack state in this case is as shown in figure 3-4.




Figure 3-4 Stack State after Completion of Interrupt Exception Handling



3.3 Reset State

When the RES pin goes to low level, all processing stops and the system goes to reset state.

The I bit of the condition code register (CCR) is set, masking all interrupts.

After the RES pin is changed externally from low to high level, reset exception handling starts at the point when the reset conditions are met. For details on reset conditions refer to the applicable hardware manual.

3.4 **Power-Down State**

In power-down state the CPU operation is stopped, reducing power consumption. For details see the applicable hardware manual.





Section 4 Basic Operation Timing

CPU operation is synchronized by a clock (f). The period from the rising edge of ϕ to the next rising edge is called one state. A memory cycle or bus cycle consists of two or three states.

For details on access to on-chip memory and to on-chip peripheral modules see the applicable hardware manual.

4.1 On-chip Memory (RAM, ROM)

Two-state access is employed for high-speed access to on-chip memory. The data bus width is 16 bits, allowing access in byte or word size. Figure 4-1 shows the on-chip memory access cycle.





Figure 4-1 On-Chip Memory Access Cycle


Renesas

4.2 On-chip Peripheral Modules and External Devices

On-chip peripheral modules are accessed in two or three states. The data bus width is 8 bits, so access is made in byte size only. Access to word data or instruction codes is not possible.

Figure 4-2 shows the on-chip peripheral module access cycle.





Rev. 2.00 Dec 27, 2004 page 128 of 128 REJ09B0214-0200



Renesas 16-Bit Single-Chip Microcomputer

Software Manual

H8/300L Series

Publication Date:	1st Edition, December 1991
	Rev.2.00, December 27, 2004
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Technical Documentation & Information Department
	Renesas Kodaira Semiconductor Co., Ltd.

© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Macoming Road (S), Shanghai 200020, China Tel: <86- (21) 6472-1001, Fax: <86- (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

H8/300L Series Software Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0214-0200