

100 MIPS, 16x16 MAC, 32 kB Flash, 10-Bit ADC, Mixed-Signal MCU

Analog Peripherals

10-Bit ADC

- Programmable throughput up to 200 ksps
- Up to 21 external inputs; programmable as single-ended or differential
- Reference from internal V_{REF}, V_{DD}, or external pin
- Internal or external start of conversion sources
- Built-in temperature sensor (±3 ℃)

10-bit DAC (Current Mode)

Two Comparators

- Programmable hysteresis and response time
- Configurable to generate interrupts or reset
- Low current

On-Chip Debug

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- Provides breakpoints, single stepping, watchpoints
- Inspect/modify memory, registers, and stack
- Superior performance to emulation systems using ICE-chips, target pods, and sockets

Supply Voltage: 2.7 to 3.6 V

Temperature Range: -40 to +85 ℃

High-Speed 8051 µC Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 100 MIPS throughput with 100 MHz system clock
- 16 x 16 multiply/accumulate engine (2-cycle)

Memory

- 1280 bytes data RAM
- 32 kB Flash; in-system programmable in 512 byte sectors (512 bytes are reserved)

Digital Peripherals

- 27 port I/O; all are 5 V tolerant
- Hardware SMBusTM (I2CTM compatible), SPITM, and UART serial ports available concurrently
- Programmable 16-bit counter/timer array with six capture/compare modules, WDT
- 4 general-purpose 16-bit counter/timers
- Real-time clock mode using PCA or timer and external clock source

Clock Sources


- Two internal oscillators:
 - 24.5 MHz, 2% accuracy supports UART operation
 - 80 kHz low frequency, low-power
- External oscillator: Crystal, RC, C, or Clock (1 or 2 pin modes)
- On-Chip programmable PLL: up to 100 MHz

Package

- 32-pin LQFP
- Pin compatible with C8051F310

Ordering Part Number

- C8051F361-GQ




100 MIPS, 16x16 MAC, 32 kB Flash, 10-Bit ADC, Mixed-Signal MCU

Selected Electrical Specifications

 $(T_A = -40 \text{ to } +85 \text{ C}^{\circ}, \text{VDD} = 2.7 \text{ V} \text{ unless otherwise specified})$

Parameter	Conditions	Min	Тур	Max	Units
	Global Characteristics				
Supply Voltage		2.7	_	3.6	V
Supply Current with CPU active	Clock = 100 MHz Clock = 25 MHz Clock = 1 MHz Clock = 1 MHz Clock = 80 kHz; VDD Monitor Disabled Clock = 32 kHz; VDD Monitor Disabled	_ _ _	TBD TBD TBD TBD		mA mA μA μA
Supply Current (shutdown)	Oscillator off; V _{DD} Monitor Disabled	_	<0.1	_	μA
Clock Frequency Range		DC	_	100	MHz
	Internal Oscillators		1		
Frequency (OSC0)		24.0	24.5	25.0	MHz
Frequency (OSC1)	OSC1 can be calibrated in 2.5% steps using an internal calibration register.		80	_	kHz
	A/D Converter				
Resolution			10		bits
Integral Nonlinearity		TBD	±0.5	TBD	LSB
Differential Nonlinearity	Guaranteed Monotonic	TBD	±0.5	TBD	LSB
Signal-to-Noise Plus Distortion		TBD	TBD	_	dB
Throughput Rate		_	_	200	ksps
Input Voltage Range		0	_	V_{REF}	V
	D/A Converter				
Resolution		10		bits	
Integral Nonlinearity		_	±0.5	TBD	LSB
Differential Nonlinearity	Guaranteed Monotonic	_	±0.5	TBD	LSB
Output Settling Time		_	5	_	μs
	Comparator				
Response Time Mode0	(CP+) - (CP-) = 100 mV	_	100	_	ns
Current Consumption Mode0		_	TBD	_	μΑ
Response Time Mode1	(CP+) - (CP-) = 100 mV	_	175	_	ns
Current Consumption Mode1		_	TBD	_	μΑ
Response Time Mode2	(CP+) - (CP-) = 100 mV	_	320	_	ns
Current Consumption Mode2		_	TBD	_	μΑ
Response Time Mode3	(CP+) - (CP-) = 100 mV	_	1050	_	ns
Current Consumption Mode3		_	TBD	_	μΑ

Package Information



C8051F360DK Development Kit



Small Form Factor

Copyright © 2007 by Silicon Laboratories

1.22.2007

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders