## MCF51QE128 Series

## Covers: MCF51QE128, MCF51QE96, MCF51QE64, MCF51QE32

- 32-Bit Version 1 ColdFire ${ }^{\circledR}$ Central Processor Unit (CPU)
- Up to 50.33-MHz ColdFire V1 CPU above 2.4V, $40-\mathrm{MHz}$ CPU above 2.1 V , and $20-\mathrm{MHz}$ CPU above 1.8 V , across temperature range
- Provides 0.94 Dhrystone 2.1 MIPS per MHz performance when running from internal RAM (0.76 DMIPS/MHz from flash)
- Implements Instruction Set Revision C (ISA_C)
- Support for up to 30 peripheral interrupt requests and seven software interrupts
- On-Chip Memory
- Flash read/program/erase over full operating voltage and temperature
- Random-access memory (RAM)
- Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
- Two low power stop modes; reduced power wait mode
- Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- Very low power external oscillator can be used in stop3 mode to provide accurate clock to active peripherals
- Very low power real time counter for use in run, wait, and stop modes with internal and external clock sources
- $6 \mu \mathrm{~s}$ typical wake up time from stop modes
- Clock Source Options
- Oscillator (XOSC) - Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
- Internal Clock Source (ICS) - FLL controlled by internal or external reference; precision trimming of internal reference allows $0.2 \%$ resolution and $2 \%$ deviation; supports CPU freq. from 2 to 50.33 MHz
- System Protection
- Watchdog computer operating properly (COP) reset with option to run from dedicated $1-\mathrm{kHz}$ internal clock source or bus clock
- Low-voltage detection with reset or interrupt; selectable trip points
- Illegal opcode and illegal address detection with programmable reset or exception response
- Flash block protection


## MCF51QE128

- Development Support
- Single-wire background debug interface
- 4 PC plus 2 address (optional data) breakpoint registers with programmable 1- or 2-level trigger response
- 64-entry processor status and debug data trace buffer with programmable start/stop conditions
- ADC - 24-channel, 12-bit resolution; $2.5 \mu \mathrm{~s}$ conversion time; automatic compare function; $1.7 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V
- ACMPx - Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
- SCIx - Two SCIs with full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
- SPIx- Two serial peripheral interfaces with Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; MSB-first or LSB-first shifting
- IICx — Two IICs with; Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10 bit addressing
- TPMx - One 6-channel and two 3-channel; Selectable input capture, output compare, or buffered edge- or center-aligned PWMs on each channel
- RTC - 8-bit modulus counter with binary or decimal based prescaler; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator ( 1 kHz ) for cyclic wake-up without external components
- Input/Output
- 70 GPIOs and 1 input-only and 1 output-only pin
- 16 KBI interrupts with selectable polarity
- Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins.
- SET/CLR registers on 16 pins (PTC and PTE)
- 16 bits of Rapid GPIO connected to the CPU's high-speed local bus with set, clear, and toggle functionality

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.
© Freescale Semiconductor, Inc., 2008. All rights reserved.

## Table of Contents

1 MCF51QE128 Series Comparison ..... 4
2 Pin Assignments .....  5
3 Electrical Characteristics .....  9
3.1 Introduction .....  . 9
3.2 Parameter Classification .....  9
3.3 Absolute Maximum Ratings ..... 9
3.4 Thermal Characteristics ..... 10
3.5 ESD Protection and Latch-Up Immunity ..... 11
3.6 DC Characteristics ..... 12
3.7 Supply Current Characteristics ..... 15
3.8 External Oscillator (XOSC) Characteristics ..... 18
3.9 Internal Clock Source (ICS) Characteristics ..... 19
3.10 AC Characteristics ..... 21
3.10.1 Control Timing ..... 21
3.10.2 TPM Module Timing ..... 23
3.10.3 SPI Timing ..... 24
3.11 Analog Comparator (ACMP) Electricals ..... 27
3.12 ADC Characteristics ..... 27
3.13 Flash Specifications. ..... 30
4 Ordering Information ..... 31
5 Package Information ..... 31
5.1 Mechanical Drawings. ..... 31
6 Product Documentation. ..... 36
7 Revision History ..... 36


Figure 1. MCF51QE128 Series Block Diagram

## MCF51QE128 Series Comparison

## 1 MCF51QE128 Series Comparison

The following table compares the various device derivatives available within the MCF51QE128 series.
Table 1. MCF51QE128 Series Features by MCU and Package

| Feature | MCF51QE128 |  | MCF51QE96 |  | MCF51QE64 | MCF51QE32 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flash size (bytes) | 131072 |  | 98304 |  | 65536 | 32768 |
| RAM size (bytes) | 8192 |  | 8192 |  | 8192 | 8192 |
| Pin quantity | 80 | 64 | 80 | 64 | 64 | 64 |
| Version 1 ColdFire core | yes |  |  |  |  |  |
| ACMP1 | yes |  |  |  |  |  |
| ACMP2 | yes |  |  |  |  |  |
| ADC channels | 24 | 20 | 24 | 20 | 20 | 20 |
| DBG | yes |  |  |  |  |  |
| ICS | yes |  |  |  |  |  |
| IIC1 | yes |  |  |  |  |  |
| IIC2 | yes |  |  |  |  |  |
| KBI | 16 |  |  |  |  |  |
| Port I/O ${ }^{1,2}$ | 70 | 54 | 70 | 54 | 54 | 54 |
| Rapid GPIO | yes |  |  |  |  |  |
| RTC | yes |  |  |  |  |  |
| SCI1 | yes |  |  |  |  |  |
| SCl2 | yes |  |  |  |  |  |
| SPI1 | yes |  |  |  |  |  |
| SPI2 | yes |  |  |  |  |  |
| External IRQ | yes |  |  |  |  |  |
| TPM1 channels | 3 |  |  |  |  |  |
| TPM2 channels | 3 |  |  |  |  |  |
| TPM3 channels | 6 |  |  |  |  |  |
| XOSC | yes |  |  |  |  |  |

1 Port I/O count does not include the input-only PTA5/IRQ/TPM1CLK/RESET or the output-only PTA4/ACMP1O/BKGD/MS.
216 bits associated with Ports C and E are shadowed with ColdFire Rapid GPIO module.

## 2 Pin Assignments

This section describes the pin assignments for the available packages．See Table 1 for pin availability by package pin－count．

PTA2／KBI1P2／SDA1／ADP2
PTA3／KBI1P3／SCL1／ADP3
$\square$ PTD2／KBI2P2／MISO2 PTD3／KBI2P3／SS2 $\square$ PTD4／KBI2P4 $\square$ PTJO
PTJ1
$\square$ PTFO／ADP10
PTF1／ADP11

$\qquad$
－PTE4／RGPIO4
PTA6／TPM1CH2／ADP8
PTA7／TPM2CH2／ADP9 PTF2／ADP12
PTF3／ADP13 PTJ2
PTJ3
PTB0／KBI1P4／RxD1／ADP4
$\square$ PTB1／KBI1P5／TxD1／ADP5

ISS／THOTWd $\perp /$ Gg
SOIdפy／Gヨ $1 d$ TSS／THつTWd $\perp$／S日 $\perp$ d PTC3／RGPIO11／TPM3CH3 PTC2／RGPIO10／TMKBI2P7 PTD6／KBI2P6
品
 PTC0／RGPIO8／FM 9TdaV／9」」d sIda甘／Gコ1d PTB3／KBI1P7／MOSI1／ADP7 PTB2／KBI1P6／SPSCK1／ADP6

Pins in bold are added from the next smaller package．
Figure 2．Pin Assignments in 80－Pin LQFP

## Pin Assignments



Figure 3. Pin Assignments in 64-Pin LQFP Package

Table 2. MCF51QE128 Series Pin Assignment by Package and Pin Sharing Priority

| Pin <br> Number |  | Lowest | $\longleftarrow$ | Priority | $\longrightarrow$ | Highest |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | 64 | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 1 | 1 | PTD1 | KBI2P1 | MOSI2 |  |  |
| 2 | 2 | PTD0 | KBI2P0 | SPSCK2 |  |  |
| 3 | 3 | PTH7 | SDA2 |  |  |  |
| 4 | 4 | PTH6 | SCL2 |  |  |  |
| 5 | - | PTH5 |  |  |  |  |
| 6 | - | PTH4 |  |  |  |  |
| 7 | 5 | PTE7 | RGPIO7 | TPM3CLK |  |  |
| 8 | 6 |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}$ |
| 9 | 7 |  |  |  |  | $V_{\text {DDAD }}$ |
| 10 | 8 |  |  |  |  | $V_{\text {REFH }}$ |
| 11 | 9 |  |  |  |  | $V_{\text {REFL }}$ |
| 12 | 10 |  |  |  |  | $\mathrm{V}_{\text {SSAD }}$ |
| 13 | 11 |  |  |  |  | $\mathrm{V}_{\text {SS }}$ |
| 14 | 12 | PTB7 | SCL1 |  |  | EXTAL |
| 15 | 13 | PTB6 | SDA1 |  |  | XTAL |
| 16 | - | PTH3 |  |  |  |  |
| 17 | - | PTH2 |  |  |  |  |
| 18 | 14 | PTH1 |  |  |  |  |
| 19 | 15 | PTH0 |  |  |  |  |
| 20 | 16 | PTE6 | RGPIO6 |  |  |  |
| 21 | 17 | PTE5 | RGPIO5 |  |  |  |
| 22 | 18 | PTB5 | TPM1CH1 | SS1 |  |  |
| 23 | 19 | PTB4 | TPM2CH1 | MISO1 |  |  |
| 24 | 20 | PTC3 | RGPIO11 | TPM3CH3 |  |  |
| 25 | 21 | PTC2 | RGPIO10 | TPM3CH2 |  |  |
| 26 | 22 | PTD7 | KBI2P7 |  |  |  |
| 27 | 23 | PTD6 | KBI2P6 |  |  |  |
| 28 | 24 | PTD5 | KBI2P5 |  |  |  |
| 29 | - | PTJ7 |  |  |  |  |
| 30 | - | PTJ6 |  |  |  |  |
| 31 | - | PTJ5 |  |  |  |  |
| 32 | - | PTJ4 |  |  |  |  |
| 33 | 25 | PTC1 | RGPIO9 | TPM3CH1 |  |  |
| 34 | 26 | PTC0 | RGPIO8 | TPM3CH0 |  |  |
| 35 | 27 | PTF7 |  |  |  | ADP17 |
| 36 | 28 | PTF6 |  |  |  | ADP16 |
| 37 | 29 | PTF5 |  |  |  | ADP15 |
| 38 | 30 | PTF4 |  |  |  | ADP14 |
| 39 | 31 | PTB3 | KBI1P7 | MOSI1 ${ }^{1}$ |  | ADP7 |
| 40 | 32 | PTB2 | KBI1P6 | SPSCK1 |  | ADP6 |

## Pin Assignments

Table 2. MCF51QE128 Series Pin Assignment by Package and Pin Sharing Priority (continued)

| Pin Number |  | Lowest $\longleftarrow$ |  | Priority | $\longrightarrow$ | Highest |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | 64 | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 41 | 33 | PTB1 | KBI1P5 | TxD1 |  | ADP5 |
| 42 | 34 | PTB0 | KBI1P4 | RxD1 |  | ADP4 |
| 43 | - | PTJ3 |  |  |  |  |
| 44 | - | PTJ2 |  |  |  |  |
| 45 | 35 | PTF3 |  |  |  | ADP13 |
| 46 | 36 | PTF2 |  |  |  | ADP12 |
| 47 | 37 | PTA7 | TPM2CH2 |  |  | ADP9 |
| 48 | 38 | PTA6 | TPM1CH2 |  |  | ADP8 |
| 49 | 39 | PTE4 | RGPIO4 |  |  |  |
| 50 | 40 |  |  |  |  | $\mathrm{V}_{\text {DD }}$ |
| 51 | 41 |  |  |  |  | $\mathrm{V}_{\mathrm{SS}}$ |
| 52 | 42 | PTF1 |  |  |  | ADP11 |
| 53 | 43 | PTF0 |  |  |  | ADP10 |
| 54 | - | PTJ1 |  |  |  |  |
| 55 | - | PTJ0 |  |  |  |  |
| 56 | 44 | PTD4 | KBI2P4 |  |  |  |
| 57 | 45 | PTD3 | KBI2P3 | SS2 |  |  |
| 58 | 46 | PTD2 | KBI2P2 | MISO2 |  |  |
| 59 | 47 | PTA3 | KBI1P3 | SCL1 ${ }^{2}$ |  | ADP3 |
| 60 | 48 | PTA2 | KBI1P2 | SDA1 |  | ADP2 |
| 61 | 49 | PTA1 | KBI1P1 | TPM2CH0 | ADP1 | ACMP1- |
| 62 | 50 | PTAO | KBI1P0 | TPM1CH0 | ADP0 | ACMP1+ |
| 63 | 51 | PTC7 | RGPIO15 | TxD2 |  | ACMP2- |
| 64 | 52 | PTC6 | RGPIO14 | RxD2 |  | ACMP2+ |
| 65 | - | PTG7 |  |  |  | ADP23 |
| 66 | - | PTG6 |  |  |  | ADP22 |
| 67 | - | PTG5 |  |  |  | ADP21 |
| 68 | - | PTG4 |  |  |  | ADP20 |
| 69 | 53 | PTE3 | RGPIO3 | SS1 |  |  |
| 70 | 54 | PTE2 | RGPIO2 | MISO1 |  |  |
| 71 | 55 | PTG3 |  |  |  | ADP19 |
| 72 | 56 | PTG2 |  |  |  | ADP18 |
| 73 | 57 | PTG1 |  |  |  |  |
| 74 | 58 | PTG0 |  |  |  |  |
| 75 | 59 | PTE1 | RGPIO1 | MOSI1 |  |  |
| 76 | 60 | PTE0 | RGPIO0 | TPM2CLK | SPSCK1 |  |
| 77 | 61 | PTC5 | RGPIO13 | TPM3CH5 |  | ACMP2O |
| 78 | 62 | PTC4 | RGPIO12 | TPM3CH4 | RSTO |  |
| 79 | 63 | PTA5 | IRQ | TPM1CLK | RESET |  |
| 80 | 64 | PTA4 ${ }^{3}$ | ACMP10 | BKGD | MS |  |

1 SPI1 pins ( $\overline{\mathrm{SS} 1}, \mathrm{MISO1}, \mathrm{MOSI} 1$, and SPSCK2) can be repositioned using SPI1PS in SOPT2. Default locations are PTB5, PTB4, PTB3, and PTB2.
2 IIC1 pins (SCL1 and SDA1) can be repositioned using IIC1PS in SOPT2. Default locations are PTA3 and PTA2, respectively.
3 The PTA4/ACMP1O/BKGD/MS is limited to output only for the port I/O function.

## 3 Electrical Characteristics

### 3.1 Introduction

This section contains electrical and timing specifications for the MCF51QE128 series of microcontrollers available at the time of publication.

### 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 3. Parameter Classifications

| $\mathbf{P}$ | Those parameters are guaranteed during production testing on each individual device. |
| :---: | :--- |
| $\mathbf{C}$ | Those parameters are achieved by the design characterization by measuring a statistically relevant sample <br> size across process variations. |
| $\mathbf{T}$ | Those parameters are achieved by design characterization on a small sample size from typical devices <br> under typical conditions unless otherwise noted. All values shown in the typical column are within this <br> category. |
| $\mathbf{D}$ | Those parameters are derived mainly from simulations. |

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.
This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ) or the programmable pull-up resistor associated with the pin is enabled.

## Electrical Characteristics

Table 4. Absolute Maximum Ratings

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +3.8 | V |
| Maximum current into $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{I}_{\mathrm{DD}}$ | 120 | mA |
| Digital input voltage | $\mathrm{V}_{\mathrm{In}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Instantaneous maximum current <br> Single pin limit (applies to all port pins) $)^{1,2,3}$ | $\mathrm{I}_{\mathrm{D}}$ | $\pm 25$ | mA |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

1 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $\mathrm{V}_{\mathrm{DD}}$ ) and negative ( $\mathrm{V}_{\mathrm{SS}}$ ) clamp voltages, then use the larger of the two resistance values.
2 All functional non-supply pins are internally clamped to $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{DD}}$.
3 Power supply must maintain regulation within operating $V_{D D}$ range during instantaneous and operating maximum current conditions. If positive injection current $\left(V_{I n}>V_{D D}\right)$ is greater than $\mathrm{I}_{\mathrm{DD}}$, the injection current may flow out of $\mathrm{V}_{\mathrm{DD}}$ and could result in external power supply going out of regulation. Ensure external $\mathrm{V}_{\mathrm{DD}}$ load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ into account in power calculations, determine the difference between actual pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ will be very small.

Table 5. Thermal Characteristics


The average chip-junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ in ${ }^{\circ} \mathrm{C}$ can be obtained from:

$$
\mathbf{T}_{J}=\mathbf{T}_{\mathrm{A}}+\left(\mathbf{P}_{\mathrm{D}} \times \theta_{\mathrm{JA}}\right)
$$

Eqn. 1
where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, ${ }^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}=$ Package thermal resistance, junction-to-ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$P_{D}=P_{\text {int }}+P_{I / O}$
$\mathrm{P}_{\mathrm{int}}=\mathrm{I}_{\mathrm{DD}} \times \mathrm{V}_{\mathrm{DD}}$, Watts - chip internal power
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}=$ Power dissipation on input and output pins - user determined
For most applications, $\mathrm{P}_{\mathrm{I} / \mathrm{O}} \ll \mathrm{P}_{\mathrm{int}}$ and can be neglected. An approximate relationship between $\mathrm{P}_{\mathrm{D}}$ and $\mathrm{T}_{\mathrm{J}}$ (if $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ is neglected) is:

$$
P_{D}=K \div\left(T_{J}+273^{\circ} \mathrm{C}\right)
$$

Eqn. 2
Solving Equation 1 and Equation 2 for K gives:

$$
\begin{equation*}
K=P_{D} \times\left(T_{A}+273^{\circ} \mathrm{C}\right)+\theta_{J A} \times\left(P_{D}\right)^{2} \tag{Eqn. 3}
\end{equation*}
$$

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring $\mathrm{P}_{\mathrm{D}}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$, the values of $P_{D}$ and $T_{J}$ can be obtained by solving Equation 1 and Equation 2 iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

### 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).
A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 6. ESD and Latch-up Test Conditions

| Model | Description | Symbol | Value | Unit |
| :---: | :--- | :---: | :---: | :---: |
| Human <br> Body | Series resistance | R 1 | 1500 | $\Omega$ |
|  | Storage capacitance | C | 100 | pF |
|  | Number of pulses per pin | - | 3 |  |
| Machine | Series resistance | R 1 | 0 | $\Omega$ |
|  | Storage capacitance | C | 200 | pF |
|  | Number of pulses per pin | - | 3 |  |
| Latch-up | Minimum input voltage limit |  | -2.5 | V |
|  | Maximum input voltage limit |  | V |  |

## Electrical Characteristics

Table 7. ESD and Latch-Up Protection Characteristics

| No. | Rating $^{1}$ | Symbol | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Human body model (HBM) | $\mathrm{V}_{\mathrm{HBM}}$ | $\pm 2000$ | - | V |
| 2 | Machine model (MM) | $\mathrm{V}_{\mathrm{MM}}$ | $\pm 200$ | - | V |
| 3 | Charge device model (CDM) | $\mathrm{V}_{\mathrm{CDM}}$ | $\pm 500$ | - | V |
| 4 | ${\text { Latch-up current } \text { at } \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}}^{\mathrm{I}_{\text {LAT }}}$ | $\pm 100$ | - | mA |  |

1 Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.
Table 8. DC Characteristics

| Num | C | Characteristic |  | Symbol | Condition | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | Operating Voltage |  |  |  | $1.8^{2}$ |  | 3.6 | V |
| 2 | C | Output high voltage | All I/O pins,low-drive strengthAll I/O pins,high-drive strength | $\mathrm{V}_{\mathrm{OH}}$ | $1.8 \mathrm{~V}, \mathrm{I}_{\text {Load }}=-2 \mathrm{~mA}$ | $V_{D D}-0.5$ | - | - | V |
|  | P |  |  |  | $2.7 \mathrm{~V}, \mathrm{I}_{\text {Load }}=-10 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | - |  |
|  | T |  |  |  | $2.3 \mathrm{~V}, \mathrm{I}_{\text {Load }}=-6 \mathrm{~mA}$ | $V_{D D}-0.5$ | - | - |  |
|  | C |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\text {Load }}=-3 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | - |  |
| 3 | D | Output high current | Max total $\mathrm{I}_{\mathrm{OH}}$ for all ports | IOHT |  | - | - | 100 | mA |
|  | C | Output low voltage | All I/O pins, low-drive strength |  | $1.8 \mathrm{~V}, \mathrm{I}_{\text {Load }}=2 \mathrm{~mA}$ | - | - | 0.5 |  |
| 4 | P |  | All I/O pins, | $\mathrm{V}_{\mathrm{OL}}$ | $2.7 \mathrm{~V}, \mathrm{I}_{\text {Load }}=10 \mathrm{~mA}$ | - | - | 0.5 | V |
|  | T |  |  |  | $2.3 \mathrm{~V}, \mathrm{I}_{\text {Load }}=6 \mathrm{~mA}$ | - | - | 0.5 |  |
|  | C |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\text {Load }}=3 \mathrm{~mA}$ | - | - | 0.5 |  |
| 5 | D | Output low current | Max total $\mathrm{I}_{\mathrm{OL}}$ for all ports | Iolt |  | - | - | 100 | mA |
| 6 | P | Input high | all digital inputs | VII | $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | $0.70 \times \mathrm{V}_{\mathrm{DD}}$ | - | - |  |
|  | C |  |  |  | $\mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | $0.85 \times \mathrm{V}_{\mathrm{DD}}$ | - | - |  |
| 7 | P | Input low voltage | all digital inputs | VIL | $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | - | - | $0.35 \times V_{\text {DD }}$ |  |
|  | C |  |  |  | $\mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | $0.30 \times V_{\text {DD }}$ |  |
| 8 | C | Input hysteresis | all digital inputs | $\mathrm{V}_{\text {hys }}$ |  | $0.06 \times \mathrm{V}_{\mathrm{DD}}$ | - | - | mV |
| 9 | P | Input leakage current | all input only pins (Per pin) | $\\| \mathrm{In} \mid$ | $\mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | - | - | 1 | $\mu \mathrm{A}$ |
| 10 | P | Hi-Z (off-state) leakage current | all input/output (per pin) | \|loz| | $\mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | - | - | 1 | $\mu \mathrm{A}$ |
| 11 | P | Pull-up resistors | all digital inputs, when enabled | $\mathrm{R}_{\mathrm{PU}}$ |  | 17.5 | - | 52.5 | $\mathrm{k} \Omega$ |

MCF51QE128 Series Data Sheet, Rev. 7

Table 8. DC Characteristics (continued)

| Num | C | Characteristic |  | Symbol | Condition | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | D | DC injection current ${ }^{3,4,5}$ | Single pin limit | $I_{1 C}$ | $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\text {IN }}>\mathrm{V}_{\mathrm{DD}}$ | -0.2 | - | 0.2 | mA |
|  |  |  | Total MCU limit, includes sum of all stressed pins |  |  | -5 | - | 5 | mA |
| 13 | C | Input Capacitance, all pins |  | $\mathrm{C}_{\text {In }}$ |  | - | - | 8 | pF |
| 14 | C | RAM retention voltage |  | $\mathrm{V}_{\text {RAM }}$ |  | - | 0.6 | 1.0 | V |
| 15 | C | POR re-arm voltage ${ }^{6}$ |  | $\mathrm{V}_{\text {POR }}$ |  | 0.9 | 1.4 | 1.79 | V |
| 16 | D | POR re-arm time |  | $\mathrm{t}_{\mathrm{POR}}$ |  | 10 | - | - | $\mu \mathrm{S}$ |
| 17 | P | Low-voltage detection threshold high range ${ }^{7}$ |  | $\mathrm{V}_{\mathrm{LVDH}}{ }^{8}$ | $V_{D D}$ falling <br> $V_{D D}$ rising | $\begin{aligned} & 2.11 \\ & 2.16 \end{aligned}$ | $\begin{aligned} & 2.16 \\ & 2.21 \end{aligned}$ | $\begin{aligned} & 2.22 \\ & 2.27 \end{aligned}$ | V |
| 18 | P | Low-voltage detection threshold low range ${ }^{7}$ |  | $\mathrm{V}_{\text {LVDL }}$ | $V_{D D}$ falling <br> $V_{D D}$ rising | $\begin{aligned} & 1.80 \\ & 1.86 \end{aligned}$ | $\begin{aligned} & 1.82 \\ & 1.90 \end{aligned}$ | $\begin{aligned} & 1.91 \\ & 1.99 \end{aligned}$ | V |
| 19 | P | Low-voltage warning threshold high range ${ }^{7}$ |  | $\mathrm{V}_{\text {LVWH }}$ | $V_{D D}$ falling <br> $V_{D D}$ rising | $\begin{aligned} & 2.36 \\ & 2.36 \end{aligned}$ | $\begin{aligned} & 2.46 \\ & 2.46 \end{aligned}$ | $\begin{aligned} & 2.56 \\ & 2.56 \end{aligned}$ | V |
| 20 | P | Low-voltage warning threshold low range ${ }^{7}$ |  | $\mathrm{V}_{\text {LVWL }}$ | $V_{D D}$ falling <br> $V_{D D}$ rising | $\begin{aligned} & 2.11 \\ & 2.16 \end{aligned}$ | $\begin{aligned} & 2.16 \\ & 2.21 \end{aligned}$ | $\begin{aligned} & 2.22 \\ & 2.27 \end{aligned}$ | V |
| 21 | C | Low-voltage inhibit reset/recover hysteresis ${ }^{7}$ |  | $V_{\text {hys }}$ |  | - | 50 | - | mV |
| 22 | P | Bandgap Voltage Reference ${ }^{9}$ |  | $V_{B G}$ |  | 1.15 | 1.17 | 1.18 | V |

1 Typical values are measured at $25^{\circ} \mathrm{C}$. Characterized, not tested
2 As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above $\mathrm{V}_{\text {LVDL }}$.
3 All functional non-supply pins are internally clamped to $V_{S S}$ and $V_{D D}$.
4 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
5 Power supply must maintain regulation within operating $V_{D D}$ range during instantaneous and operating maximum current conditions. If positive injection current $\left(V_{I n}>V_{D D}\right)$ is greater than $I_{D D}$, the injection current may flow out of $V_{D D}$ and could result in external power supply going out of regulation. Ensure external $\mathrm{V}_{\mathrm{DD}}$ load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
6 Maximum is highest voltage that POR is guaranteed.
7 Low voltage detection and warning limits measured at 1 MHz bus frequency.
8 Run at 1 MHz bus frequency
9 Factory trimmed at $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}$

## Electrical Characteristics



Figure 4. Pull-up and Pull-down Typical Resistor Values


Figure 5. Typical Low-Side Driver (Sink) Characteristics - Low Drive (PTxDSn = 0)


Figure 6. Typical Low-Side Driver (Sink) Characteristics - High Drive (PTxDSn = 1)


Figure 7. Typical High-Side (Source) Characteristics - Low Drive (PTxDSn = 0)


Figure 8. Typical High-Side (Source) Characteristics - High Drive (PTxDSn = 1)

### 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.
Table 9. Supply Current Characteristics

| Num | C | Parameter | Symbol | Bus <br> Freq | $\mathrm{V}_{\mathrm{DD}}$ <br> (V) | Typ ${ }^{1}$ | Max | Unit | Temp ( ${ }^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | P | Run supply current FEl mode, all modules on | $\mathrm{Rl}_{\text {DD }}$ | 25.165 MHz | 3 | 32 | 35 | mA | -40 to 25 |
|  | P |  |  |  |  | 32 | 35 |  | 85 |
|  | T |  |  | 20 MHz |  | 28.0 | - |  | -40 to 85 |
|  | T |  |  | 8 MHz |  | 13.2 | - |  |  |
|  | T |  |  | 1 MHz |  | 2.4 | - |  |  |
| 2 | C | Run supply current FEI mode, all modules off | $\mathrm{Rl}_{\text {DD }}$ | 25.165 MHz | 3 | 28.1 | 29.6 | mA | -40 to 85 |
|  | T |  |  | 20 MHz |  | 22.9 | - |  |  |
|  | T |  |  | 8 MHz |  | 11.3 | - |  |  |
|  | T |  |  | 1 MHz |  | 2.0 | - |  |  |

Table 9. Supply Current Characteristics (continued)

| Num | C | Parameter | Symbol | Bus <br> Freq | $\mathrm{V}_{\mathrm{DD}}$ <br> (V) | Typ ${ }^{1}$ | Max | Unit | Temp ( ${ }^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | T | Run supply current LPS $=0$, all modules off | $\mathrm{Rl}_{\text {DD }}$ | $\begin{gathered} \hline 16 \mathrm{kHz} \\ \text { FBILP } \end{gathered}$ | 3 | 203 | - | $\mu \mathrm{A}$ | -40 to 85 |
|  | T |  |  | 16 kHz <br> FBELP |  | 154 | - |  |  |
| 4 | T | Run supply current LPS=1, all modules off, running from Flash | RIDD | $\begin{aligned} & 16 \mathrm{kHz} \\ & \text { FBELP } \end{aligned}$ | 3 | 50 | - | $\mu \mathrm{A}$ | -40 to 85 |
| 5 | C | Wait mode supply current FEI mode, all modules off | WI ${ }_{\text {DD }}$ | 25.165 MHz | 3 | 11 | 13.7 | mA | --40 to 85 |
|  | T |  |  | 20 MHz |  | 4.57 | - |  |  |
|  | T |  |  | 8 MHz |  | 2 | - |  |  |
|  | T |  |  | 1 MHz |  | 0.73 | - |  |  |
| 6 | P | Stop2 mode supply current | $\mathrm{S} 2 \mathrm{I}_{\mathrm{DD}}$ | n/a | 3 | 0.6 | 0.8 | $\mu \mathrm{A}$ | -40 to 25 |
|  | C |  |  |  |  | 3.0 | 11 |  | 70 |
|  | P |  |  |  |  | 8.0 | 20 |  | 85 |
|  | C |  |  |  | 2 | 0.6 | 0.8 |  | -40 to 25 |
|  | C |  |  |  |  | 2.5 | 10 |  | 70 |
|  | C |  |  |  |  | 6.0 | 12 |  | 85 |
| 7 | P | Stop3 mode supply current No clocks active | $\mathrm{S} 3 \mathrm{I}_{\mathrm{DD}}$ | n/a | 3 | 0.8 | 1.3 | $\mu \mathrm{A}$ | -40 to 25 |
|  | C |  |  |  |  | 6.0 | 18 |  | 70 |
|  | P |  |  |  |  | 18.0 | 28 |  | 85 |
|  | C |  |  |  | 2 | 0.8 | 1.3 |  | -40 to 25 |
|  | C |  |  |  |  | 5.0 | 16 |  | 70 |
|  | C |  |  |  |  | 12.0 | 20 |  | 85 |

${ }^{1}$ Data in Typical column was characterized at $3.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.

Table 10. Stop Mode Adders

| Num | C | Parameter | Condition | Temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -40 | 25 | 70 | 85 |  |
| 1 | T | LPO |  | 50 | 75 | 100 | 150 | nA |
| 2 | T | ERREFSTEN | RANGE $=$ HGO $=0$ | 1000 | 1000 | 1100 | 1500 | nA |
| 3 | T | IREFSTEN ${ }^{1}$ |  | 63 | 70 | 77 | 81 | uA |
| 4 | T | RTC | does not include clock source current | 50 | 75 | 100 | 150 | nA |
| 5 | T | $\mathrm{LVD}^{1}$ | LVDSE = 1 | 90 | 100 | 110 | 115 | uA |
| 6 | T | $\mathrm{ACMP}^{1}$ | not using the bandgap ( $\mathrm{BGBE}=0$ ) | 18 | 20 | 22 | 23 | uA |
| 7 | T | $\mathrm{ADC}^{1}$ | ADLPC = ADLSMP = 1 not using the bandgap (BGBE = 0) | 95 | 106 | 114 | 120 | uA |

MCF51QE128 Series Data Sheet, Rev. 7

1 Not available in stop2 mode.


Figure 9. Typical Run $I_{D D}$ for FBE and FEI, $I_{D D}$ vs. $V_{D D}$ (ADC off, All Other Modules Enabled)

## Electrical Characteristics

### 3.8 External Oscillator (XOSC) Characteristics

Reference Figure 10 and Figure 11 for crystal or resonator circuits.
Table 11. XOSC and ICS Specifications (Temperature Range $=\mathbf{- 4 0}$ to $\mathbf{8 5}{ }^{\circ} \mathrm{C}$ Ambient)

| Num | C | Characteristic | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | C | ```Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power \((\mathrm{HGO}=0)\)``` | $\begin{aligned} & f_{l o} \\ & f_{\mathrm{hi}} \\ & \mathrm{f}_{\mathrm{hi}} \end{aligned}$ | $\begin{gathered} 32 \\ 1 \\ 1 \end{gathered}$ | - | $\begin{gathered} 38.4 \\ 16 \\ 8 \end{gathered}$ | kHz <br> MHz <br> MHz |
| 2 | D | Load capacitors <br> Low range (RANGE=0), low power (HGO=0) <br> Other oscillator settings | $\mathrm{C}_{1}, \mathrm{C}_{2}$ | See Note ${ }^{2}$ <br> See Note ${ }^{3}$ |  |  |  |
| 3 | D | Feedback resistor <br> Low range, low power (RANGE $=0, \mathrm{HGO}=0)^{2}$ <br> Low range, High Gain (RANGE=0, HGO=1) <br> High range (RANGE=1, HGO=X) | $\mathrm{R}_{\mathrm{F}}$ | - | $\begin{gathered} \overline{10} \\ 1 \end{gathered}$ | - | $\mathrm{M} \Omega$ |
| 4 | D | Series resistor - <br> Low range, low power (RANGE $=0, \mathrm{HGO}=0)^{2}$ <br> Low range, high gain (RANGE $=0, \mathrm{HGO}=1$ ) <br> High range, low power (RANGE =1, HGO = 0) <br> High range, high gain (RANGE =1, HGO = 1) $\begin{aligned} & \geq 8 \mathrm{MHz} \\ & 4 \mathrm{MHz} \\ & 1 \mathrm{MHz} \end{aligned}$ | $\mathrm{R}_{\mathrm{S}}$ |  | $\begin{gathered} - \\ 0 \\ 100 \\ 0 \\ 0 \\ 0 \end{gathered}$ | $\begin{gathered} - \\ - \\ 0 \\ 10 \\ 20 \end{gathered}$ | k $\Omega$ |
| 5 | C | Crystal start-up time ${ }^{4}$ Low range, low power Low range, high power High range, low power High range, high power | $\begin{aligned} & \text { t CSTL } \\ & { }^{\mathrm{t}} \mathrm{CSTH} \end{aligned}$ | — | $\begin{gathered} 200 \\ 400 \\ 5 \\ 15 \end{gathered}$ | — | ms |
| 6 | D | Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) <br> FEE or FBE mode <br> FBELP mode | $\mathrm{f}_{\text {extal }}$ | $\begin{gathered} 0.03125 \\ 0 \end{gathered}$ | - | $\begin{gathered} 40.0 \\ 50.33 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |

${ }^{1}$ Data in Typical column was characterized at $3.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.
${ }^{2}$ Load capacitors $\left(C_{1}, C_{2}\right)$, feedback resistor $\left(R_{F}\right)$ and series resistor $\left(R_{S}\right)$ are incorporated internally when RANGE=HGO=0.
3 See crystal or resonator manufacturer's recommendation.
4 Proper PC board layout procedures must be followed to achieve specifications.


Figure 10. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain


Figure 11. Typical Crystal or Resonator Circuit: Low Range/Low Gain

### 3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range $=\mathbf{- 4 0}$ to $\mathbf{8 5}{ }^{\circ} \mathrm{C}$ Ambient)

| Num | C | Characteristic |  | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | P | Average internal reference frequency - factory trimmed at $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ and temperature $=25^{\circ} \mathrm{C}$ |  | $\mathrm{f}_{\text {int_ft }}$ | - | 32.768 | - | kHz |
| 2 | P | Internal reference frequency - user trimmed |  | $\mathrm{f}_{\text {int_ut }}$ | 31.25 | - | 39.06 | kHz |
| 3 | T | Internal reference start-up time |  | $\mathrm{t}_{\text {IRST }}$ | - | 60 | 100 | $\mu \mathrm{S}$ |
| 4 | P | DCO output frequency range trimmed ${ }^{2}$ | Low range (DRS=00) | $\mathrm{f}_{\text {dco_u }}$ | 16 | - | 20 | MHz |
|  | P |  | Mid range (DRS=01) |  | 32 | - | 40 |  |
|  | P |  | High range (DRS=10) |  | 48 | - | 60 |  |
| 5 | P | ```DCO output frequency }\mp@subsup{}{}{2 Reference = 32768 Hz and DMX32 = 1``` | Low range (DRS=00) | $\mathrm{f}_{\mathrm{dco}}$ _DMX32 | - | 19.92 | - | MHz |
|  | P |  | Mid range (DRS=01) |  | - | 39.85 | - |  |
|  | P |  | High range (DRS=10) |  | - | 59.77 | - |  |
| 6 | C | Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM) |  | $\Delta \mathrm{f}_{\text {dco_res_t }}$ | - | $\pm 0.1$ | $\pm 0.2$ | \%f ${ }_{\text {dco }}$ |
| 7 | C | Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM) |  | $\Delta f_{\text {dco_res_t }}$ | - | $\pm 0.2$ | $\pm 0.4$ | \%ff ${ }_{\text {dco }}$ |

## Electrical Characteristics

Table 12. ICS Frequency Specifications (Temperature Range $=\mathbf{- 4 0}$ to $\mathbf{8 5}{ }^{\circ} \mathrm{C}$ Ambient) (continued)

| Num | C | Characteristic | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | C | Total deviation of trimmed DCO output frequency over voltage and temperature | $\Delta \mathrm{f}_{\text {dco_t }}$ | - | $\begin{gathered} +0.5 \\ -1.0 \end{gathered}$ | $\pm 2$ | \% $\mathrm{f}_{\mathrm{dco}}$ |
| 9 | C | Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\Delta \mathrm{f}_{\text {dco_t }}$ | - | $\pm 0.5$ | $\pm 1$ | \% $\mathrm{f}_{\mathrm{dco}}$ |
| 10 | C | FLL acquisition time ${ }^{3}$ | $\mathrm{t}_{\text {Acquire }}$ | - | - | 1 | ms |
| 11 | C | Long term jitter of DCO output clock (averaged over 2-ms interval) ${ }^{4}$ | $\mathrm{C}_{\text {Jitter }}$ | - | 0.02 | 0.2 | \% $\mathrm{f}_{\mathrm{dco}}$ |

${ }^{1}$ Data in Typical column was characterized at $3.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.
2 The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.
${ }^{3}$ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
${ }^{4}$ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum $f_{\text {Bus }}$. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the $F L L$ circuitry via $V_{D D}$ and $V_{S S}$ and variation in crystal oscillator frequency increase the $\mathrm{C}_{\text {jitter }}$ percentage for a given interval.


Figure 12. Deviation of DCO Output Across Temperature at $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$


Figure 13. Deviation of DCO Output Across $\mathrm{V}_{\mathrm{DD}}$ at $\mathbf{2 5}^{\circ} \mathrm{C}$

### 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

Table 13. Control Timing

| Num | C | Rating | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | D | $\begin{gathered} \text { Bus frequency }\left(\mathrm{t}_{\text {cyc }}=1 / \mathrm{f}_{\mathrm{Bus}}\right) \\ \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DD}}>2.1 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DD}}>2.4 \mathrm{~V} \end{gathered}$ | $\mathrm{f}_{\text {Bus }}$ | dc | - | $\begin{gathered} 10 \\ 20 \\ 25.165 \end{gathered}$ | MHz |
| 2 | D | Internal low power oscillator period | tıPO | 700 | - | 1300 | $\mu \mathrm{S}$ |
| 3 | D | External reset pulse width ${ }^{2}$ | $\mathrm{t}_{\text {extrst }}$ | 100 | - | - | ns |
| 4 | D | Reset low drive | $\mathrm{t}_{\text {rstdrv }}$ | $34 \times \mathrm{t}_{\mathrm{cyc}}$ | - | - | ns |
| 5 | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes | $\mathrm{t}_{\text {MSSU }}$ | 500 | - | - | ns |
| 6 | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ${ }^{3}$ | $\mathrm{t}_{\text {MSH }}$ | 100 | - | - | $\mu \mathrm{S}$ |

Table 13. Control Timing (continued)

| Num | C | Rating | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | D | IRQ pulse width Asynchronous path ${ }^{2}$ Synchronous path ${ }^{4}$ | $\mathrm{t}_{\text {ILIH, }} \mathrm{t}_{\text {IHIL }}$ | $\begin{gathered} 100 \\ 2 \times \mathrm{t}_{\mathrm{cyc}} \end{gathered}$ | - | - | ns |
| 8 | D | Keyboard interrupt pulse width Asynchronous path ${ }^{2}$ Synchronous path ${ }^{4}$ | $\mathrm{t}_{\text {ILIH, }} \mathrm{t}_{\text {IHIL }}$ | $\begin{gathered} 100 \\ 2 \times \mathrm{t}_{\mathrm{cyc}} \end{gathered}$ | - | - | ns |
| 9 | C | Port rise and fall time - <br> Low output drive $(P T x D S=0)(\text { load }=50 \mathrm{pF})^{5}$ <br> Slew rate control disabled (PTxSE = 0) <br> Slew rate control enabled (PTxSE = 1) | $\mathrm{t}_{\text {Rise }}, \mathrm{t}_{\text {Fall }}$ | - | $\begin{gathered} 8 \\ 31 \end{gathered}$ |  | ns |
|  |  | Port rise and fall time - <br> High output drive (PTxDS = 1) (load = 50 pF ) <br> Slew rate control disabled $($ PTxSE $=0)$ <br> Slew rate control enabled (PTxSE = 1) | $\mathrm{t}_{\text {Rise }}, \mathrm{t}_{\text {Fall }}$ | - | $\begin{gathered} 7 \\ 24 \end{gathered}$ | - | ns |
| 10 |  | Voltage regulator recovery time | $\mathrm{t}_{\mathrm{VRR}}$ | - | 4 | - | $\mu \mathrm{s}$ |

1 Typical values are based on characterization data at $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated.
2 This is the shortest pulse that is guaranteed to be recognized as a reset or interrupt pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.
3 To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of $t_{M S H}$ after $V_{D D}$ rises above $\mathrm{V}_{\mathrm{LVD}}$.
4 This is the minimum assertion time in which the interrupt may be recognized. The correct protocol is to assert the interrupt request until it is explicitly negated by the interrupt service routine.
5 Timing is shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $80 \% \mathrm{~V}_{\mathrm{DD}}$ levels. Temperature range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.


Figure 14. Reset Timing


Figure 15. $\overline{\mathrm{IRQ}} / \mathrm{KBIPx}$ Timing

### 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 14. TPM Input Timing

| No. | C | Function | Symbol | Min | Max | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | D | External clock frequency | $\mathrm{f}_{\mathrm{TCLK}}$ | 0 | $\mathrm{f}_{\mathrm{Bus}} / 4$ | Hz |
| 2 | D | External clock period | $\mathrm{t}_{\mathrm{TCLK}}$ | 4 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| 3 | D | External clock high time | $\mathrm{t}_{\mathrm{clkh}}$ | 1.5 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| 4 | D | External clock low time | $\mathrm{t}_{\mathrm{clkl}}$ | 1.5 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| 5 | D | Input capture pulse width | $\mathrm{t}_{\mathrm{ICPW}}$ | 1.5 | - | $\mathrm{t}_{\mathrm{cyc}}$ |



Figure 16. Timer External Clock


Figure 17. Timer Input Capture Pulse

## Electrical Characteristics

### 3.10.3 SPI Timing

Table 15 and Figure 18 through Figure 21 describe the timing requirements for the SPI system.
Table 15. SPI Timing

| No. | C | Function | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | D | Operating frequency Master Slave | $\mathrm{f}_{\mathrm{op}}$ | $\begin{gathered} \mathrm{f}_{\mathrm{Bus}} / 2048 \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{f}_{\mathrm{Bus}} / 2 \\ \mathrm{f}_{\mathrm{Bus}} / 4 \end{gathered}$ | $\begin{aligned} & \mathrm{Hz} \\ & \mathrm{~Hz} \end{aligned}$ |
| 1 | D | SPSCK period Master Slave | $\mathrm{t}_{\text {SPSCK }}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $2048$ | $\begin{aligned} & \mathrm{t}_{\mathrm{cyc}} \\ & \mathrm{t}_{\mathrm{cyc}} \end{aligned}$ |
| 2 | D | Enable lead time Master Slave | $\mathrm{t}_{\text {Lead }}$ | $\begin{gathered} 1 / 2 \\ 1 \end{gathered}$ | - | $\mathrm{t}_{\text {SPSCK }}$ $\mathrm{t}_{\text {cyc }}$ |
| 3 | D | Enable lag time Master Slave | $\mathrm{t}_{\text {Lag }}$ | $\begin{gathered} 1 / 2 \\ 1 \end{gathered}$ | - | $\mathrm{t}_{\text {SPSCK }}$ $\mathrm{t}_{\mathrm{cyc}}$ |
| 4 | D | Clock (SPSCK) high or low time Master Slave | $\mathrm{t}_{\text {WSPSCK }}$ | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}}-30 \\ \mathrm{t}_{\mathrm{cyc}}-30 \end{gathered}$ | $1024 \mathrm{t}_{\mathrm{cyc}}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| 5 | D | Data setup time (inputs) Master Slave | ${ }^{\text {t }}$ U | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| 6 | D | Data hold time (inputs) Master Slave | $\mathrm{t}_{\mathrm{HI}}$ | $\begin{gathered} 0 \\ 25 \end{gathered}$ | — | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 7 | D | Slave access time | $\mathrm{ta}_{\mathrm{a}}$ | - | 1 | $\mathrm{t}_{\text {cyc }}$ |
| 8 | D | Slave MISO disable time | $\mathrm{t}_{\text {dis }}$ | - | 1 | $\mathrm{t}_{\text {cyc }}$ |
| 9 | D | Data valid (after SPSCK edge) Master Slave | $\mathrm{t}_{\mathrm{v}}$ | - | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 10 | D | Data hold time (outputs) Master Slave | $\mathrm{t}_{\mathrm{HO}}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 11 | D | Rise time Input Output | $\begin{gathered} \mathrm{t}_{\mathrm{RI}} \\ \mathrm{t}_{\mathrm{RO}} \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}}-25 \\ 25 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 12 | D | Fall time Input Output | $\begin{aligned} & \mathrm{t}_{\mathrm{Fl}} \\ & \mathrm{t}_{\mathrm{FO}} \end{aligned}$ | — | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}}-25 \\ 25 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |



NOTES:

1. $\overline{\mathrm{SS}}$ output mode (DDS7 $=1, \mathrm{SSOE}=1$ ).
2. $\operatorname{LSBF}=0$. For LSBF $=1$, bit order is LSB, bit $1, \ldots$, bit 6 , MSB.

Figure 18. SPI Master Timing ( $\mathbf{C P H A}=0$ )


Figure 19. SPI Master Timing (CPHA =1)

## Electrical Characteristics



NOTE:

1. Not defined but normally MSB of character just received

Figure 20. SPI Slave Timing ( $\mathrm{CPHA}=0$ )


NOTE:

1. Not defined but normally LSB of character just received

Figure 21. SPI Slave Timing (CPHA = 1)

### 3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

| C | Characteristic | Symbol | Min | Typical | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| D | Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | 1.80 | - | 3.6 | V |
| C | Supply current (active) | $\mathrm{I}_{\mathrm{DDAC}}$ | - | 20 | 35 | $\mu \mathrm{~A}$ |
| D | Analog input voltage | $\mathrm{V}_{\text {AIN }}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| C | Analog input offset voltage | $\mathrm{V}_{\text {AIO }}$ |  | 20 | 40 | mV |
| C | Analog comparator hysteresis | $\mathrm{V}_{\mathrm{H}}$ | 3.0 | 9.0 | 15.0 | mV |
| P | Analog input leakage current | $\mathrm{I}_{\text {ALKG }}$ | - | - | 1.0 | $\mu \mathrm{~A}$ |
| C | Analog comparator initialization delay | $\mathrm{t}_{\text {AINIT }}$ | - | - | 1.0 | $\mu \mathrm{~S}$ |

### 3.12 ADC Characteristics

Table 17. 12-bit ADC Operating Conditions

| C | Characteristic | Conditions | Symb | Min | Typ ${ }^{1}$ | Max | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | Supply voltage | Absolute | $V_{\text {DDAD }}$ | 1.8 | - | 3.6 | V |  |
|  |  | Delta to $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {DDAD }}\right)^{2}$ | $\Delta \mathrm{V}_{\text {DDAD }}$ | -100 | 0 | +100 | mV |  |
| D | Ground voltage | Delta to $\mathrm{V}_{\mathrm{SS}}\left(\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{SSAD}}\right)^{2}$ | $\Delta \mathrm{V}_{\text {SSAD }}$ | -100 | 0 | +100 | mV |  |
| D | Ref Voltage High |  | $\mathrm{V}_{\text {REFH }}$ | 1.8 | $V_{\text {DDAD }}$ | $V_{\text {DDAD }}$ | V |  |
| D | Ref Voltage Low |  | $\mathrm{V}_{\text {REFL }}$ | $\mathrm{V}_{\text {SSAD }}$ | $V_{\text {SSAD }}$ | $V_{\text {SSAD }}$ | V |  |
| D | Input Voltage |  | $\mathrm{V}_{\text {ADIN }}$ | $V_{\text {REFL }}$ | - | $V_{\text {REFH }}$ | V |  |
| C | Input Capacitance |  | $\mathrm{C}_{\text {ADIN }}$ | - | 4.5 | 5.5 | pF |  |
| C | Input Resistance |  | $\mathrm{R}_{\text {ADIN }}$ | - | 5 | 7 | k $\Omega$ |  |
| C | Analog Source Resistance | $\begin{aligned} & 12 \text { bit mode } \\ & \mathrm{f}_{\mathrm{ADCK}}>4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{ADCK}}<4 \mathrm{MHz} \end{aligned}$ | $\mathrm{R}_{\text {AS }}$ | - | - | $\begin{aligned} & 2 \\ & 5 \end{aligned}$ | k $\Omega$ | External to MCU |
|  |  | $\begin{aligned} & 10 \text { bit mode } \\ & \mathrm{f}_{\text {ADCK }}>4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{ADCK}}<4 \mathrm{MHz} \end{aligned}$ |  | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ |  |  |
|  |  | 8 bit mode (all valid $\mathrm{f}_{\text {ADCK }}$ ) |  | - | - | 10 |  |  |
| D | ADC Conversion Clock Freq. | High Speed (ADLPC=0) | $\mathrm{f}_{\text {ADCK }}$ | 0.4 | - | 8.0 | MHz |  |
|  |  | Low Power (ADLPC=1) |  | 0.4 | - | 4.0 |  |  |

1 Typical values assume $\mathrm{V}_{\text {DDAD }}=3.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}, \mathrm{f}_{\text {ADCK }}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
2 DC potential difference.

## Electrical Characteristics



Figure 22. ADC Input Impedance Equivalency Diagram
Table 18. 12-bit ADC Characteristics ( $\mathrm{V}_{\mathrm{REFH}}=\mathrm{V}_{\text {DDAD }}, \mathrm{V}_{\text {REFL }}=\mathrm{V}_{\mathrm{SSAD}}$ )

| Characteristic | Conditions | C | Symb | Min | Typ ${ }^{1}$ | Max | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Supply Current } \\ & \text { ADLPC=1 } \\ & \text { ADLSMP=1 } \\ & \text { ADCO=1 } \end{aligned}$ |  | T | IDDAD | - | 120 | - | $\mu \mathrm{A}$ |  |
| $\begin{aligned} & \text { Supply Current } \\ & \text { ADLPC=1 } \\ & \text { ADLSMP=0 } \\ & \text { ADCO }=1 \end{aligned}$ |  | T | $\mathrm{I}_{\text {DDAD }}$ | - | 202 | - | $\mu \mathrm{A}$ |  |
| $\begin{aligned} & \text { Supply Current } \\ & \text { ADLPC=0 } \\ & \text { ADLSMP=1 } \\ & \text { ADCO=1 } \end{aligned}$ |  | T | $\mathrm{I}_{\text {DDAD }}$ | - | 288 | - | $\mu \mathrm{A}$ |  |
| $\begin{aligned} & \text { Supply Current } \\ & \text { ADLPC=0 } \\ & \text { ADLSMP }=0 \\ & \text { ADCO }=1 \end{aligned}$ |  | D | $\mathrm{I}_{\text {DDAD }}$ | - | 0.532 | 1 | mA |  |
| Supply Current | Stop, Reset, Module Off | T | IDDAD | - | 0.007 | 0.8 | $\mu \mathrm{A}$ |  |
| ADC <br> Asynchronous Clock Source | High Speed (ADLPC=0) | P | $\mathrm{f}_{\text {ADACK }}$ | 2 | 3.3 | 5 | MHz | $\mathrm{t}_{\text {ADACK }}=1 / \mathrm{f}_{\text {ADACK }}$ |
|  | Low Power (ADLPC=1) | P |  | 1.25 | 2 | 3.3 |  |  |

Table 18. 12-bit ADC Characteristics ( $\mathrm{V}_{\text {REFH }}=\mathrm{V}_{\text {DDAD }}, \mathrm{V}_{\text {REFL }}=\mathrm{V}_{\text {SSAD }}$ ) (continued)

| Characteristic | Conditions | C | Symb | Min | Typ ${ }^{1}$ | Max | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Time (Including sample time) | Short Sample (ADLSMP=0) | P | $\mathrm{t}_{\text {ADC }}$ | - | 20 | - | ADCK cycles | See the ADC chapter in the MCF51QE128 Reference Manual for conversion time variances |
|  | Long Sample (ADLSMP=1) | C |  | - | 40 | - |  |  |
| Sample Time | Short Sample (ADLSMP=0) | P | $\mathrm{t}_{\text {ADS }}$ | - | 3.5 | - | ADCK cycles |  |
|  | Long Sample (ADLSMP=1) | C |  | - | 23.5 | - |  |  |
| Total Unadjusted Error | 12 bit mode | T | $\mathrm{E}_{\text {TUE }}$ | - | $\pm 3.0$ | - | $\mathrm{LSB}^{2}$ | Includes Quantization |
|  | 10 bit mode | P |  | - | $\pm 1$ | $\pm 2.5$ |  |  |
|  | 8 bit mode | T |  | - | $\pm 0.5$ | $\pm 1.0$ |  |  |
| Differential Non-Linearity | 12 bit mode | T | DNL | - | $\pm 1.75$ | - | $\mathrm{LSB}^{2}$ |  |
|  | 10 bit mode ${ }^{3}$ | P |  | - | $\pm 0.5$ | $\pm 1.0$ |  |  |
|  | 8 bit mode ${ }^{3}$ | T |  | - | $\pm 0.3$ | $\pm 0.5$ |  |  |
| Integral Non-Linearity | 12 bit mode | T | INL | - | $\pm 1.5$ | - | $\mathrm{LSB}^{2}$ |  |
|  | 10 bit mode | T |  | - | $\pm 0.5$ | $\pm 1.0$ |  |  |
|  | 8 bit mode | T |  | - | $\pm 0.3$ | $\pm 0.5$ |  |  |
| Zero-Scale Error | 12 bit mode | T | $\mathrm{E}_{\text {zs }}$ | - | $\pm 1.5$ | - | $\mathrm{LSB}^{2}$ | $\mathrm{V}_{\text {ADIN }}=\mathrm{V}_{\text {SSAD }}$ |
|  | 10 bit mode | P |  | - | $\pm 0.5$ | $\pm 1.5$ |  |  |
|  | 8 bit mode | T |  | - | $\pm 0.5$ | $\pm 0.5$ |  |  |
| Full-Scale Error | 12 bit mode | T | $\mathrm{E}_{\mathrm{FS}}$ | - | $\pm 1.0$ | - | $\mathrm{LSB}^{2}$ | $\mathrm{V}_{\text {ADIN }}=\mathrm{V}_{\text {DDAD }}$ |
|  | 10 bit mode | P |  | - | $\pm 0.5$ | $\pm 1$ |  |  |
|  | 8 bit mode | T |  | - | $\pm 0.5$ | $\pm 0.5$ |  |  |
| Quantization Error | 12 bit mode | D | $\mathrm{E}_{\mathrm{Q}}$ | - | -1 to 0 | - | $\mathrm{LSB}^{2}$ |  |
|  | 10 bit mode |  |  | - | - | $\pm 0.5$ |  |  |
|  | 8 bit mode |  |  | - | - | $\pm 0.5$ |  |  |
| Input Leakage Error | 12 bit mode | D | $\mathrm{E}_{\mathrm{IL}}$ | - | $\pm 2$ | - | $\mathrm{LSB}^{2}$ | Pad leakage ${ }^{4} \mathrm{R}_{\text {AS }}$ |
|  | 10 bit mode |  |  | - | $\pm 0.2$ | $\pm 4$ |  |  |
|  | 8 bit mode |  |  | - | $\pm 0.1$ | $\pm 1.2$ |  |  |
| Temp Sensor Slope | $-40^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ | D | m | - | 1.646 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
|  | $25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | - | 1.769 | - |  |  |
| Temp Sensor Voltage | $25^{\circ} \mathrm{C}$ | D | $\mathrm{V}_{\text {TEMP25 }}$ | - | 701.2 | - | mV |  |

[^0]
## Electrical Characteristics

### 3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.
Program and erase operations do not require any special power sources other than the normal $\mathrm{V}_{\mathrm{DD}}$ supply. For more detailed information about program/erase operations, see the Memory section of the MCF51QE128 Reference Manual.

Table 19. Flash Characteristics

| C | Characteristic | Symbol | Min | Typical | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | Supply voltage for program/erase $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {prog/erase }}$ | 1.8 |  | 3.6 | V |
| D | Supply voltage for read operation | $V_{\text {Read }}$ | 1.8 |  | 3.6 | V |
| D | Internal FCLK frequency ${ }^{1}$ | $\mathrm{f}_{\text {FCLK }}$ | 150 |  | 200 | kHz |
| D | Internal FCLK period (1/FCLK) | $\mathrm{t}_{\text {Fcyc }}$ | 5 |  | 6.67 | $\mu \mathrm{S}$ |
| P | Longword program time (random location) ${ }^{(2)}$ | $\mathrm{t}_{\text {prog }}$ | 9 |  |  | $\mathrm{t}_{\text {Fcyc }}$ |
| P | Longword program time (burst mode) ${ }^{(2)}$ | $\mathrm{t}_{\text {Burst }}$ | 4 |  |  | $\mathrm{t}_{\text {Fcyc }}$ |
| P | Page erase time ${ }^{2}$ | $t_{\text {Page }}$ | 4000 |  |  | $\mathrm{t}_{\text {Fcyc }}$ |
| P | Mass erase time ${ }^{(2)}$ | $\mathrm{t}_{\text {Mass }}$ | 20,000 |  |  | $\mathrm{t}_{\text {Fcyc }}$ |
|  | Longword program current ${ }^{3}$ | $\mathrm{R}_{\text {IDDBP }}$ | - | 9.7 | - | mA |
|  | Page erase current ${ }^{3}$ | $\mathrm{R}_{\text {IDDPE }}$ | - | 7.6 | - | mA |
| C | $\begin{aligned} & \text { Program/erase endurance } \\ & T_{L} \text { to } T_{H}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} 10,000 \\ - \end{gathered}$ | $\overline{-}$ | - | cycles |
| C | Data retention ${ }^{5}$ | $\mathrm{t}_{\text {D_r }}$ ret | 15 | 100 | - | years |

1 The frequency of this clock is controlled by a software setting.
2 These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.
3 The program and erase currents are additional to the standard run $I_{D D}$. These values are measured at room temperatures with $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, bus frequency $=4.0 \mathrm{MHz}$.
4 Typical endurance for flash was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.
5 Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to $25^{\circ} \mathrm{C}$ using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.

## 4 Ordering Information

This section contains ordering information for MCF51QE128MCF51QE96, and MCF51QE64 devices.
Table 20. Ordering Information

| Freescale Part Number ${ }^{1}$ | Memory |  | Temperature range ( ${ }^{\circ} \mathrm{C}$ ) | Package ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | Flash | RAM |  |  |
| MCF51QE128CLK | 128K | 8K | -40 to +85 | 80 LQFP |
| MCF51QE128CLH | 128K | 8K | -40 to +85 | 64 LQFP |
| MCF51QE96CLK | 96K | 8K | -40 to +85 | 80 LQFP |
| MCF51QE96CLH |  |  | -40 to +85 | 64 LQFP |
| MCF51QE64CLH | 64K | 8K | -40 to +85 | 64 LQFP |
| MCF51QE32CLH | 32K | 8K | -40 to +85 | 64 LQFP |
| MCF51QE32LH | 32K | 8K | 0 to +70 | 64 LQFP |

1 See the reference manual, MCF51QE128RM, for a complete description of modules included on each device.
2 See Table 21 for package information.

## 5 Package Information

The below table details the various packages available.
Table 21. Package Descriptions

| Pin Count | Package Type | Abbreviation | Designator | Case No. | Document No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | Low Quad Flat Package | LQFP | LK | 917 A | $98 A S S 23237 \mathrm{~W}$ |
| 64 | Low Quad Flat Package | LQFP | LH | $840 F$ | $98 A S S 23234 \mathrm{~W}$ |

### 5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 21. For the latest available drawings please visit our web site (http://www.freescale.com) and enter the package’s document number into the keyword search box.

## Package Information


VIEW Y

OTES

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLANE -H-IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS -L-, -M- AND - N- TO BE DETERMINED AT DATUM PLANE -H-.
5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -T-
6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS $0.250(0.010)$ PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.460 (0.018). MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003).

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 14.00 BSC |  | 0.551 BSC |  |
| A1 | 7.00 BSC |  | 0.276 BSC |  |
| B | 14.00 BSC |  | 0.551 BSC |  |
| B1 | 7.00 BSC |  | 0.276 BSC |  |
| C | - | 1.60 | - | 0.063 |
| C1 | 0.04 | 0.24 | 0.002 | 0.009 |
| C2 | 1.30 | 1.50 | 0.051 | 0.059 |
| D | 0.22 | 0.38 | 0.009 | 0.015 |
| E | 0.40 | 0.75 | 0.016 | 0.030 |
| F | 0.17 | 0.33 | 0.007 | 0.013 |
| G | 0.65 BSC |  | 0.026 BSC |  |
| J | 0.09 | 0.27 | 0.004 | 0.011 |
| K | 0.50 REF |  | 0.020 REF |  |
| P | 0.325 BSC |  | 0.013 REF |  |
| R1 | 0.10 | 0.20 | 0.004 | 0.008 |
| S | 16.00 BSC |  | 0.630 BSC |  |
| S1 | 8.00 BSC |  | 0.315 BSC |  |
| U | 0.09 | 0.16 | 0.004 | 0.006 |
| V | 16.00 BSC |  | 0.630 BSC |  |
| V1 | 8.00 BSC |  | 0.315 BSC |  |
| W | 0.20 REF |  | 0.008 REF |  |
| Z | 1.00 REF |  | 0.039 REF |  |
| 0 | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| 01 | $0^{\circ}$ | - | $0^{\circ}$ | - |
| 02 | $9^{\circ}$ | $14^{\circ}$ | $9^{\circ}$ | $14^{\circ}$ |

Figure 23. 80-pin LQFP Package Drawing (Case 917A, Doc \#98ASS23237W)


| (C) FREESCALE SEMICONDUCTOR, INC ALL RIGHTS RESERVED. | MECHANICAL OUTLINE |  | PRINT VERSION NOT TO SCALE |  |
| :---: | :---: | :---: | :---: | :---: |
| T I TLE: $64 L D \quad L Q F P,$ <br> $10 \times 10 \times 1.4$ PKG, <br> 0. 5 PITCH, CASE OUTLINE |  | DOCUMENT | 98ASS23234W | REV: D |
|  |  | CASE NUMB | 840F-02 | 06 APR 2005 |
|  |  | STANDARD: JEDEC MS-026 BCD |  |  |

Figure 24. 64-pin LQFP Package Drawing (Case 840F, Doc \#98ASS23234W), Sheet 1 of 3

## Package Information


SECTION B-B

VIEW AA

| © FREESCALE SEMICONDUCTOR, INC ALL RIGHTS RESERVED. | MECHANICAL OUTLINE |  | PRINT VERSION NOT TO SCALE |  |
| :---: | :---: | :---: | :---: | :---: |
| T I TLE: 64LD LQFP, $10 \times 10 \times 1.4 \text { PKG }$ <br> 0. 5 PITCH, CASE OUTLINE |  | DOCUMENT | 98ASS23234W | REV: D |
|  |  | CASE NUME | 840F-02 | 06 APR 2005 |
|  |  | STANDARD: JEDEC MS-026 BCD |  |  |

Figure 25. 64-pin LQFP Package Drawing (Case 840F, Doc \#98ASS23234W), Sheet 2 of 3

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
4. 

DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm .

THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
A. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.


Figure 26. 64-pin LQFP Package Drawing (Case 840F, Doc \#98ASS23234W), Sheet 3 of 3

## Product Documentation

## 6 Product Documentation

Find the most current versions of all documents at: http://www.freescale.com

## Reference Manual (MCF51QE128RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

## 7 Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web are the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:
http://www.freescale.com
The following revision history table summarizes changes contained in this document.
Table 22. Revision History

| Revision | Date | Description of Changes |
| :---: | :---: | :---: |
| 3 | 25 Jun 2007 | Table 8: Changed Condition entires in specs \#6 $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and \#7 $\left(\mathrm{V}_{\mathrm{IL}}\right)$ from $\mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}} \leq 1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$. <br> Table 8: Changed $\mathrm{V}_{\mathrm{DD}}$ rising and $\mathrm{V}_{\mathrm{DD}}$ falling min/typ/max specs in row \#19 (Low-voltage warning threshold—high range) from $2.35,2.40$, and 2.50 to $2.36,2.46$, and 2.56 respectively. |
| 4 | 17 Sep 2007 | Added information about the MCF51QE32 device. <br> Changed the SRAM size for the MCF51QE64 device (was 4 Kbytes, is 8 Kbytes). <br> Corrected the number of ADC channels for the MCF51QE64 device (was 22, is 20). <br> Corrected the number of ADC channels for the 64-pin package of the MCF51QE64 device (was 22 , is 20 ). |
|  |  | Changed ACMP electricals, $\mathrm{V}_{\text {AIO }}$ specification's test category from P to C . |
| 5 | 28 May 2008 | Updated the tables Thermal Characteristics, DC Characteristics, Supply Current Characteristics, XOSC and ICS Specifications (Temperature Range $=-40$ to $85^{\circ} \mathrm{C}$ Ambient), ICS Frequency Specifications (Temperature Range $=-40$ to $85^{\circ} \mathrm{C}$ Ambient), Control Timing, and Analog Comparator Electrical Specifications, 12-bit ADC Characteristics (VREFH = VDDAD, VREFL = VSSAD) <br> Updated the figures Typical Run IDD for FBE and FEI, IDD vs. VDD (ACMP and ADC off, All Other Modules Enabled), Deviation of DCO Output from Trimmed Frequency (50.33 $\mathrm{MHz}, 3.0 \mathrm{~V}$ ), and Deviation of DCO Output from Trimmed Frequency ( $50.33 \mathrm{MHz}, 5^{\circ} \mathrm{C}$ ) |
| 6 | 24 Jun 2008 | Updated the table Thermal Characteristics <br> Updated the row corresponding to Num 18 in the table DC Characteristics Updated the tables MCF51QE128 Series Features by MCU and Package, DC <br> Characteristics, Supply Current Characteristics, Thermal Characteristics, Control <br> Timing, and Ordering Information <br> Updated the figures Typical Run IDD for FBE and FEI, IDD vs. VDD <br> (ADC off, All Other Modules Enabled), Deviation of DCO Output Across Temperature at VDD $=3.0 \mathrm{~V}$, and Deviation of DCO Output Across VDD at $25 \times \mathrm{C}$ |
| 7 | 14 Oct 2008 | Updated the Stop2 and Stop3 mode supply current in the Supply Current Characteristics table. Replaced the stop mode adders section from the Supply Current Characteristics with its own Stop Mode Adders table with new specifications. |

## How to Reach Us:

## Home Page

www.freescale.com

## E-mail:

support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+441296380 456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
www.freescale.com/support

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+861058798000
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405

Denver, Colorado 80217
1-800-441-2447 or +1 -303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF51QE128
Rev. 7
10/2008

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale ${ }^{T M}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2008. All rights reserved.


[^0]:    1 Typical values assume $\mathrm{V}_{\text {DDAD }}=3.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
    $21 \mathrm{LSB}=\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) / 2^{\mathrm{N}}$
    3 Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes
    4 Based on input pad leakage current. Refer to pad electricals.

